



Arm[®] C1-Pro Core

Revision r1p2

Technical Reference Manual

Non-Confidential

Issue 06

Copyright © 2023–2025 Arm Limited (or its affiliates). 107771_0102_06_en
All rights reserved.



Arm® C1-Pro Core Technical Reference Manual

This document is Non-Confidential.

Copyright © 2023–2025 Arm Limited (or its affiliates). All rights reserved.

This document is protected by copyright and other intellectual property rights.

Arm only permits use of this document if you have reviewed and accepted [Arm's Proprietary Notice](#) found at the end of this document.

This document (107771_0102_06_en) was issued on 2025-09-10. There might be a later issue at <https://developer.arm.com/documentation/107771>

The product revision is r1p2.

See also: [Proprietary Notice](#) | [Product and document information](#) | [Useful resources](#)

Start reading

If you prefer, you can skip to [the start of the content](#).

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a System on Chip (SoC) that uses an Arm core.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

Contents

1. The C1-Pro core.....	20
1.1 C1-Pro core features.....	21
1.2 C1-Pro core configuration options.....	22
1.3 C1-DSU dependent features.....	23
1.4 Supported standards, specifications, and features.....	25
1.5 Test features.....	37
1.6 Design tasks.....	38
1.7 Product revisions.....	39
2. Technical overview.....	40
2.1 Core components.....	40
2.2 Interfaces.....	44
2.3 Programmer's model.....	45
3. Clocks and resets.....	46
4. Power management.....	47
4.1 Voltage and power domains.....	47
4.2 Architectural clock gating modes.....	49
4.2.1 Wait for Interrupt and Wait for Event.....	50
4.2.2 Low-power state behavior considerations.....	50
4.3 Power control.....	51
4.4 Core power modes.....	51
4.4.1 On mode.....	53
4.4.2 Off mode.....	53
4.4.3 Emulated off mode.....	54
4.4.4 Full retention mode.....	54
4.4.5 Debug recovery mode.....	55
4.4.6 Warm reset mode.....	55
4.5 Performance and power management.....	56
4.5.1 Maximum Power Mitigation Mechanism.....	56
4.5.2 Performance Defined Power.....	57
4.5.3 Dispatch block.....	57

4.6 C1-Pro core powerup and powerdown sequence.....	58
4.7 Debug over powerdown.....	59
5. Memory management.....	60
5.1 Memory Management Unit components.....	60
5.2 Translation Lookaside Buffer entry content.....	62
5.3 Translation Lookaside Buffer match process.....	62
5.4 Translation table walks.....	63
5.5 Hardware management of the Access flag and dirty state.....	64
5.6 Responses.....	64
5.7 Memory behavior and supported memory types.....	66
5.8 Page-based hardware attributes.....	67
6. L1 instruction memory system.....	69
6.1 L1 instruction cache behavior.....	69
6.2 L1 instruction cache Speculative memory accesses.....	70
6.3 Program flow prediction.....	70
7. L1 data memory system.....	72
7.1 L1 data cache behavior.....	72
7.2 Write streaming mode.....	73
7.3 Atomic instruction implementation in the L1 data memory system.....	74
7.4 Memory operations in the L1 data memory system.....	74
7.5 Internal exclusive monitor.....	75
7.6 Data prefetching.....	75
8. L2 memory system.....	77
8.1 L2 cache.....	77
8.2 Support for memory types.....	78
8.3 Transaction capabilities.....	78
9. Direct access to internal memory.....	80
9.1 L1 cache encodings.....	81
9.1.1 L1 RAM returned data.....	82
9.2 L2 cache encodings.....	83
9.2.1 L2 RAM returned data.....	83
9.3 L2 TLB encodings.....	84
9.3.1 L2 TLB RAM returned data.....	84

10. RAS extension support.....	85
10.1 Cache protection behavior.....	86
10.2 Error containment.....	86
10.3 Fault detection and reporting.....	87
10.4 Error detection and reporting.....	87
10.4.1 Error reporting and performance monitoring.....	87
10.5 Error injection.....	88
10.6 AArch64 RAS registers.....	88
10.7 External Core RAS registers.....	90
11. Utility bus.....	91
11.1 Base addresses for system components.....	91
12. GIC CPU interface.....	93
12.1 Disable the GIC CPU interface.....	93
12.2 AArch64 GIC system registers.....	94
13. Advanced SIMD and floating-point support.....	97
14. Scalable Vector Extensions support.....	98
14.1 SVE features.....	98
14.2 Streaming SVE.....	98
15. System control.....	100
15.1 AArch64 Generic System Control registers.....	100
16. Debug.....	108
16.1 Supported debug methods.....	110
16.2 Debug register interfaces.....	111
16.2.1 Core interfaces.....	111
16.2.2 Breakpoints and watchpoints.....	112
16.3 Debug events.....	112
16.4 Debug memory map and debug signals.....	113
16.5 ROM table.....	113
16.6 CoreSight component identification.....	114
16.7 AArch64 Debug registers.....	114
16.8 External Debug registers.....	115
16.9 External ROM table registers.....	117

17. Performance Monitors Extension support.....	119
17.1 Common performance monitoring unit events.....	119
17.2 Implementation-defined performance monitoring unit events.....	142
17.3 Performance monitors interrupts.....	154
17.4 External register access permissions.....	154
17.5 AArch64 performance monitors registers.....	155
17.6 External PMU registers.....	159
18. Embedded Trace Extension support.....	165
18.1 Trace unit resources.....	166
18.2 Trace unit generation options.....	166
18.3 Reset the trace unit.....	167
18.4 Program and read the trace unit registers.....	168
18.5 Trace unit register interfaces.....	169
18.6 Interaction with the Performance Monitoring Unit and Debug.....	169
18.7 Embedded Trace Extension events.....	170
18.8 AArch64 trace unit registers.....	170
18.9 External ETE registers.....	174
19. Trace Buffer Extension support.....	178
19.1 Program and read the trace buffer registers.....	178
19.2 Trace buffer register interface.....	178
20. Activity Monitors Extension support.....	179
20.1 Activity monitors access.....	179
20.2 Activity monitors counters.....	180
20.3 Activity monitors events.....	180
20.4 AArch64 activity monitors registers.....	181
20.5 External AMU registers.....	183
21. Statistical Profiling Extension support.....	185
21.1 Statistical Profiling Extension events packet.....	186
21.2 Statistical Profiling Extension data source packet.....	187
A. AArch64 registers.....	188
A.1 AArch64 Activity Monitors registers summary.....	188
A.1.1 AMCFGR_ELO, Activity Monitors Configuration Register.....	189
A.1.2 AMCGCR_ELO, Activity Monitors Counter Group Configuration Register.....	192

A.1.3 AMEVTYPER00_ELO, Activity Monitors Event Type Registers 0.....	194
A.1.4 AMEVTYPER01_ELO, Activity Monitors Event Type Registers 0.....	196
A.1.5 AMEVTYPER02_ELO, Activity Monitors Event Type Registers 0.....	199
A.1.6 AMEVTYPER03_ELO, Activity Monitors Event Type Registers 0.....	201
A.1.7 AMEVTYPER10_ELO, Activity Monitors Event Type Registers 1.....	203
A.1.8 AMEVTYPER11_ELO, Activity Monitors Event Type Registers 1.....	205
A.1.9 AMEVTYPER12_ELO, Activity Monitors Event Type Registers 1.....	208
A.1.10 AMEVTYPER13_ELO, Activity Monitors Event Type Registers 1.....	210
A.1.11 AMEVTYPER14_ELO, Activity Monitors Event Type Registers 1.....	212
A.1.12 AMEVTYPER15_ELO, Activity Monitors Event Type Registers 1.....	215
A.2 AArch64 Debug registers summary.....	217
A.3 AArch64 GIC system registers summary.....	218
A.3.1 ICC_APOR0_EL1, Interrupt Controller Active Priorities Group 0 Registers.....	221
A.3.2 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers.....	225
A.3.3 ICC_CTLR_EL1, Interrupt Controller Control Register (EL1).....	229
A.3.4 ICC_CTLR_EL3, Interrupt Controller Control Register (EL3).....	233
A.3.5 ICC_NMIAR1_EL1, Interrupt Controller Non-maskable Interrupt Acknowledge Register 1.....	237
A.3.6 ICH_VTR_EL2, Interrupt Controller VGIC Type Register.....	239
A.3.7 ICV_APOR0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers.....	241
A.3.8 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers.....	245
A.3.9 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register.....	248
A.3.10 ICV_NMIAR1_EL1, Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1.....	252
A.4 AArch64 Generic System Control registers summary.....	254
A.4.1 ACTLR_EL1, Auxiliary Control Register (EL1).....	261
A.4.2 ACTLR_EL2, Auxiliary Control Register (EL2).....	263
A.4.3 ACTLR_EL3, Auxiliary Control Register (EL3).....	266
A.4.4 AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1).....	269
A.4.5 AFSR0_EL2, Auxiliary Fault Status Register 0 (EL2).....	272
A.4.6 AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3).....	275
A.4.7 AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1).....	276
A.4.8 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2).....	279
A.4.9 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3).....	282
A.4.10 AIDR_EL1, Auxiliary ID Register.....	283
A.4.11 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1).....	285
A.4.12 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2).....	287

A.4.13 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3).....	290
A.4.14 FPCR, Floating-point Control Register.....	292
A.4.15 FPSR, Floating-point Status Register.....	298
A.4.16 HACR_EL2, Hypervisor Auxiliary Control Register.....	302
A.4.17 IMP_ATCR_EL1, CPU Auxiliary Translation Control Register.....	304
A.4.18 IMP_ATCR_EL2, CPU Auxiliary Translation Control Register.....	308
A.4.19 IMP_ATCR_EL3, CPU Auxiliary Translation Control Register.....	312
A.4.20 IMP_AVTCR_EL2, CPU Auxiliary Virtualization Translation Control Register.....	314
A.4.21 IMP_CLUSTERACTLR_EL1, Cluster Auxiliary Control Register.....	317
A.4.22 IMP_CLUSTERCDBG_EL3, Cluster Cache Debug Register.....	319
A.4.23 IMP_CPUACTLR2_EL1, CPU Auxiliary Control Register.....	323
A.4.24 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register.....	325
A.4.25 IMP_CPUACTLR4_EL1, CPU Auxiliary Control Register.....	327
A.4.26 IMP_CPUACTLR5_EL1, CPU Auxiliary Control Register.....	329
A.4.27 IMP_CPUACTLR6_EL1, CPU Auxiliary Control Register.....	331
A.4.28 IMP_CPUACTLR7_EL1, CPU Auxiliary Control Register.....	333
A.4.29 IMP_CPUACTLR8_EL1, CPU Auxiliary Control Register.....	335
A.4.30 IMP_CPUACTLR_EL1, CPU Auxiliary Control Register.....	337
A.4.31 IMP_CPUCFR_EL1, CPU Configuration Register.....	339
A.4.32 IMP_CPUECTLR2_EL1, CPU Extended Control Register.....	341
A.4.33 IMP_CPUECTLR3_EL1, CPU Extended Control Register.....	353
A.4.34 IMP_CPUECTLR_EL1, CPU Extended Control Register.....	356
A.4.35 IMP_CPUPCR_EL3, Selected Instruction Patch Control Register.....	367
A.4.36 IMP_CPUPFR_EL3, Selected Instruction Private Flag Register.....	368
A.4.37 IMP_CPUPMR2_EL3, Selected Instruction Patch Mask Register 2.....	370
A.4.38 IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register.....	372
A.4.39 IMP_CPUPOR2_EL3, Selected Instruction Patch Opcode Register 2.....	374
A.4.40 IMP_CPUPOR_EL3, Selected Instruction Patch Opcode Register.....	376
A.4.41 IMP_CPUPSELR_EL3, Selected Instruction Patch Control Register.....	378
A.4.42 IMP_CPUPWRCTLR_EL1, CPU Power Control Register.....	380
A.4.43 IMP_DSIDE_DATA0_EL3, RAMINDEX L1D Data register 0.....	383
A.4.44 IMP_DSIDE_DATA1_EL3, RAMINDEX L1D Data register 1.....	386
A.4.45 IMP_DSIDE_DATA2_EL3, RAMINDEX L1D Data register 2.....	388
A.4.46 IMP_ISIDE_DATA0_EL3, RAMINDEX Instruction Data register 0.....	390
A.4.47 IMP_ISIDE_DATA1_EL3, RAMINDEX Instruction Data register 1.....	392
A.4.48 IMP_ISIDE_DATA2_EL3, RAMINDEX Instruction Data register 2.....	394

A.4.49 IMP_L2_DATA0_EL3, RAMINDEX L2 Data register 0.....	395
A.4.50 IMP_L2_DATA1_EL3, RAMINDEX L2 Data register 1.....	401
A.4.51 IMP_L2_DATA2_EL3, RAMINDEX L2 Data register 2.....	403
A.4.52 IMP_MMU_DATA0_EL3, RAMINDEX TLB Data register 0.....	405
A.4.53 IMP_MMU_DATA1_EL3, RAMINDEX TLB Data register 1.....	409
A.4.54 IMP_MMU_DATA2_EL3, RAMINDEX TLB Data register 2.....	416
A.4.55 LORID_EL1, LORegionID (EL1).....	420
A.4.56 RMR_EL3, Reset Management Register (EL3).....	422
A.4.57 RNDR, Random Number.....	424
A.4.58 RNDRRS, Reseeded Random Number.....	425
A.4.59 SVCR, Streaming Vector Control Register.....	427
A.4.60 TPIDR2_ELO, ELO Read/Write Software Thread ID Register 2.....	432
A.5 AArch64 Generic Timer registers summary.....	434
A.6 AArch64 Identification registers summary.....	436
A.6.1 CCSIDR_EL1, Current Cache Size ID Register.....	438
A.6.2 CLIDR_EL1, Cache Level ID Register.....	440
A.6.3 CSSELR_EL1, Cache Size Selection Register.....	446
A.6.4 CTR_ELO, Cache Type Register.....	448
A.6.5 DCZID_ELO, Data Cache Zero ID Register.....	451
A.6.6 GMID_EL1, Multiple tag transfer ID Register.....	453
A.6.7 ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0.....	454
A.6.8 ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1.....	456
A.6.9 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0.....	457
A.6.10 ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1.....	461
A.6.11 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0.....	462
A.6.12 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1.....	466
A.6.13 ID_AA64ISAR2_EL1, AArch64 Instruction Set Attribute Register 2.....	469
A.6.14 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0.....	472
A.6.15 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1.....	475
A.6.16 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2.....	477
A.6.17 ID_AA64MMFR3_EL1, AArch64 Memory Model Feature Register 3.....	480
A.6.18 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0.....	482
A.6.19 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1.....	485
A.6.20 ID_AA64PFR2_EL1, AArch64 Processor Feature Register 2.....	488
A.6.21 ID_AA64SMFR0_EL1, SME Feature ID Register 0.....	489
A.6.22 ID_AA64ZFR0_EL1, SVE Feature ID Register 0.....	494

A.6.23 MIDR_EL1, Main ID Register.....	497
A.6.24 MPAMIDR_EL1, MPAM ID Register (EL1).....	499
A.6.25 MPIDR_EL1, Multiprocessor Affinity Register.....	502
A.6.26 MVFR0_EL1, AArch32 Media and VFP Feature Register 0.....	503
A.6.27 MVFR1_EL1, AArch32 Media and VFP Feature Register 1.....	505
A.6.28 MVFR2_EL1, AArch32 Media and VFP Feature Register 2.....	506
A.6.29 REVIDR_EL1, Revision ID Register.....	508
A.7 AArch64 Memory Partitioning and Monitoring registers summary.....	509
A.7.1 MPAMSM_EL1, MPAM Streaming Mode Register.....	510
A.7.2 MPAMVPM0_EL2, MPAM Virtual PARTID Mapping Register 0.....	513
A.7.3 MPAMVPM1_EL2, MPAM Virtual PARTID Mapping Register 1.....	515
A.7.4 MPAMVPMV_EL2, MPAM Virtual Partition Mapping Valid Register.....	517
A.8 AArch64 Other system control registers summary.....	519
A.8.1 SMCR_EL1, SME Control Register (EL1).....	521
A.8.2 SMCR_EL2, SME Control Register (EL2).....	525
A.8.3 SMCR_EL3, SME Control Register (EL3).....	530
A.8.4 SMPRIAP_EL2, Streaming Mode Priority Mapping Register.....	532
A.8.5 SMPRI_EL1, Streaming Mode Priority Register.....	535
A.9 AArch64 Performance Monitors registers summary.....	538
A.9.1 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0.....	542
A.9.2 PMCEID1_ELO, Performance Monitors Common Event Identification Register 1.....	551
A.9.3 PMCR_ELO, Performance Monitors Control Register.....	557
A.9.4 PMMIR_EL1, Performance Monitors Machine Identification Register.....	565
A.10 AArch64 RAS registers summary.....	567
A.10.1 ERRIDR_EL1, Error Record ID Register.....	568
A.10.2 ERRSELR_EL1, Error Record Select Register.....	570
A.10.3 ERXADDR_EL1, Selected Error Record Address Register.....	573
A.10.4 ERXCTLR_EL1, Selected Error Record Control Register.....	576
A.10.5 ERXFR_EL1, Selected Error Record Feature Register.....	581
A.10.6 ERXMISCO_EL1, Selected Error Record Miscellaneous Register 0.....	586
A.10.7 ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1.....	593
A.10.8 ERXMISC2_EL1, Selected Error Record Miscellaneous Register 2.....	596
A.10.9 ERXMISC3_EL1, Selected Error Record Miscellaneous Register 3.....	598
A.10.10 ERXPFGCDN_EL1, Selected Pseudo-fault Generation Countdown Register.....	601
A.10.11 ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register.....	604
A.10.12 ERXPFGF_EL1, Selected Pseudo-fault Generation Feature Register.....	609

A.10.13 ERXSTATUS_EL1, Selected Error Record Primary Status Register.....	615
A.11 AArch64 Special-purpose registers summary.....	623
A.11.1 IMP_CPUACTMCTL_EL3, Activity Meter Control Register.....	624
A.11.2 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register.....	626
A.11.3 IMP_CPUMPMMTUNE_EL3, MPMM Tuning Configuration Register.....	628
A.11.4 IMP_CPUPDPTUNE2_EL3, PDP Tuning Configuration Register.....	630
A.11.5 IMP_CPUPDPTUNE_EL3, PDP Tuning Configuration Register.....	632
A.11.6 IMP_CPUPPMCR_EL3, Global PPM Configuration Register.....	634
A.11.7 IMP_CPUPPMPDPCR_EL1, Global PPMPDP Configuration Register.....	638
A.11.8 IMP_CPUSYNCASSISTCR_EL1, Synchronization Assist Configuration Register.....	640
A.12 AArch64 Statistical Profiling Extension registers summary.....	642
A.12.1 PMBIDR_EL1, Profiling Buffer ID Register.....	643
A.12.2 PMSEVFR_EL1, Sampling Event Filter Register.....	646
A.12.3 PMSIDR_EL1, Sampling Profiling ID Register.....	650
A.12.4 PMSNEVFR_EL1, Sampling Inverted Event Filter Register.....	654
A.13 AArch64 System instructions summary.....	659
A.13.1 RAMINDEX, RAMINDEX system instruction.....	659
A.14 AArch64 Trace Buffer Extension registers summary.....	668
A.14.1 TRBIDR_EL1, Trace Buffer ID Register.....	668
A.15 AArch64 Trace unit registers summary.....	671
A.15.1 TRCAUXCTLR, Auxiliary Control Register.....	675
A.15.2 TRCCLAIMCLR, Claim Tag Clear Register.....	677
A.15.3 TRCCLAIMSET, Claim Tag Set Register.....	681
A.15.4 TRCDEVARCH, Device Architecture Register.....	684
A.15.5 TRCDEVID, Device Configuration Register.....	686
A.15.6 TRCIDR0, ID Register 0.....	688
A.15.7 TRCIDR1, ID Register 1.....	691
A.15.8 TRCIDR10, ID Register 10.....	693
A.15.9 TRCIDR11, ID Register 11.....	695
A.15.10 TRCIDR12, ID Register 12.....	696
A.15.11 TRCIDR13, ID Register 13.....	698
A.15.12 TRCIDR2, ID Register 2.....	700
A.15.13 TRCIDR3, ID Register 3.....	702
A.15.14 TRCIDR4, ID Register 4.....	705
A.15.15 TRCIDR5, ID Register 5.....	707
A.15.16 TRCIDR6, ID Register 6.....	710

A.15.17 TRCIDR7, ID Register 7.....	712
A.15.18 TRCIDR8, ID Register 8.....	713
A.15.19 TRCIDR9, ID Register 9.....	715
A.15.20 TRCIMSPEC0, IMP DEF Register 0.....	717
B. External registers.....	720
B.1 External AMU registers summary.....	720
B.1.1 AMEVCNTR00, Activity Monitors Event Counter Registers 0.....	721
B.1.2 AMEVCNTR01, Activity Monitors Event Counter Registers 0.....	722
B.1.3 AMEVCNTR02, Activity Monitors Event Counter Registers 0.....	724
B.1.4 AMEVCNTR03, Activity Monitors Event Counter Registers 0.....	725
B.1.5 AMEVCNTR10, Activity Monitors Event Counter Registers 1.....	726
B.1.6 AMEVCNTR11, Activity Monitors Event Counter Registers 1.....	728
B.1.7 AMEVCNTR12, Activity Monitors Event Counter Registers 1.....	729
B.1.8 AMEVCNTR13, Activity Monitors Event Counter Registers 1.....	730
B.1.9 AMEVCNTR14, Activity Monitors Event Counter Registers 1.....	732
B.1.10 AMEVCNTR15, Activity Monitors Event Counter Registers 1.....	733
B.1.11 AMEVTYPER00, Activity Monitors Event Type Registers 0.....	734
B.1.12 AMEVTYPER01, Activity Monitors Event Type Registers 0.....	736
B.1.13 AMEVTYPER02, Activity Monitors Event Type Registers 0.....	738
B.1.14 AMEVTYPER03, Activity Monitors Event Type Registers 0.....	739
B.1.15 AMEVTYPER10, Activity Monitors Event Type Registers 1.....	741
B.1.16 AMEVTYPER11, Activity Monitors Event Type Registers 1.....	742
B.1.17 AMEVTYPER12, Activity Monitors Event Type Registers 1.....	744
B.1.18 AMEVTYPER13, Activity Monitors Event Type Registers 1.....	745
B.1.19 AMEVTYPER14, Activity Monitors Event Type Registers 1.....	747
B.1.20 AMEVTYPER15, Activity Monitors Event Type Registers 1.....	748
B.1.21 AMCGCR, Activity Monitors Counter Group Configuration Register.....	750
B.1.22 AMCFGR, Activity Monitors Configuration Register.....	751
B.1.23 AMIIDR, Activity Monitors Implementation Identification Register.....	753
B.1.24 AMDEVARCH, Activity Monitors Device Architecture Register.....	754
B.1.25 AMDEVTYPE, Activity Monitors Device Type Register.....	755
B.1.26 AMPIDR4, Activity Monitors Peripheral Identification Register 4.....	756
B.1.27 AMPIDR0, Activity Monitors Peripheral Identification Register 0.....	757
B.1.28 AMPIDR1, Activity Monitors Peripheral Identification Register 1.....	759
B.1.29 AMPIDR2, Activity Monitors Peripheral Identification Register 2.....	760

B.1.30 AMPIDR3, Activity Monitors Peripheral Identification Register 3.....	761
B.1.31 AMCIDR0, Activity Monitors Component Identification Register 0.....	762
B.1.32 AMCIDR1, Activity Monitors Component Identification Register 1.....	764
B.1.33 AMCIDR2, Activity Monitors Component Identification Register 2.....	765
B.1.34 AMCIDR3, Activity Monitors Component Identification Register 3.....	766
B.2 External CTI registers summary.....	767
B.3 External Debug registers summary.....	768
B.3.1 EDRCR, External Debug Reserve Control Register.....	770
B.3.2 EDPRCR, External Debug Power/Reset Control Register.....	772
B.3.3 MIDR_EL1, Main ID Register.....	775
B.3.4 EDPFR, External Debug Processor Feature Register.....	776
B.3.5 EDDFR, External Debug Feature Register.....	778
B.3.6 EDDFR1, External Debug Feature Register 1.....	781
B.3.7 EDDEVARCH, External Debug Device Architecture Register.....	782
B.3.8 EDDEVID2, External Debug Device ID register 2.....	784
B.3.9 EDDEVID1, External Debug Device ID Register 1.....	785
B.3.10 EDDEVID, External Debug Device ID register 0.....	786
B.3.11 EDDEVTYPE, External Debug Device Type register.....	788
B.3.12 EDPIDR4, External Debug Peripheral Identification Register 4.....	789
B.3.13 EDPIDR0, External Debug Peripheral Identification Register 0.....	791
B.3.14 EDPIDR1, External Debug Peripheral Identification Register 1.....	792
B.3.15 EDPIDR2, External Debug Peripheral Identification Register 2.....	793
B.3.16 EDPIDR3, External Debug Peripheral Identification Register 3.....	795
B.3.17 EDCIDR0, External Debug Component Identification Register 0.....	796
B.3.18 EDCIDR1, External Debug Component Identification Register 1.....	797
B.3.19 EDCIDR2, External Debug Component Identification Register 2.....	799
B.3.20 EDCIDR3, External Debug Component Identification Register 3.....	800
B.4 External ETE registers summary.....	801
B.4.1 TRCAUXCTLR, Auxiliary Control Register.....	804
B.4.2 TRCIDR8, ID Register 8.....	806
B.4.3 TRCIDR9, ID Register 9.....	807
B.4.4 TRCIDR10, ID Register 10.....	808
B.4.5 TRCIDR11, ID Register 11.....	809
B.4.6 TRCIDR12, ID Register 12.....	810
B.4.7 TRCIDR13, ID Register 13.....	811
B.4.8 TRCIMSPECO, IMP DEF Register 0.....	813

B.4.9 TRCIDR0, ID Register 0.....	814
B.4.10 TRCIDR1, ID Register 1.....	816
B.4.11 TRCIDR2, ID Register 2.....	818
B.4.12 TRCIDR3, ID Register 3.....	820
B.4.13 TRCIDR4, ID Register 4.....	822
B.4.14 TRCIDR5, ID Register 5.....	824
B.4.15 TRCIDR6, ID Register 6.....	826
B.4.16 TRCIDR7, ID Register 7.....	827
B.4.17 TRCITCTRL, Integration Mode Control Register.....	828
B.4.18 TRCCLAIMSET, Claim Tag Set Register.....	830
B.4.19 TRCCLAIMCLR, Claim Tag Clear Register.....	832
B.4.20 TRCDEVARCH, Device Architecture Register.....	834
B.4.21 TRCDEVID2, Device Configuration Register 2.....	835
B.4.22 TRCDEVID1, Device Configuration Register 1.....	837
B.4.23 TRCDEVID, Device Configuration Register.....	838
B.4.24 TRCDEVTYPE, Device Type Register.....	839
B.4.25 TRCPIDR4, Peripheral Identification Register 4.....	841
B.4.26 TRCPIDR5, Peripheral Identification Register 5.....	842
B.4.27 TRCPIDR6, Peripheral Identification Register 6.....	844
B.4.28 TRCPIDR7, Peripheral Identification Register 7.....	845
B.4.29 TRCPIDR0, Peripheral Identification Register 0.....	846
B.4.30 TRCPIDR1, Peripheral Identification Register 1.....	847
B.4.31 TRCPIDR2, Peripheral Identification Register 2.....	849
B.4.32 TRCPIDR3, Peripheral Identification Register 3.....	851
B.4.33 TRCCIDR0, Component Identification Register 0.....	852
B.4.34 TRCCIDR1, Component Identification Register 1.....	854
B.4.35 TRCCIDR2, Component Identification Register 2.....	855
B.4.36 TRCCIDR3, Component Identification Register 3.....	856
B.5 External MPMM registers summary.....	858
B.5.1 CPUPPMCR, Global PPM Configuration Register.....	858
B.5.2 CPUMPMCR, Global MPMM Configuration Register.....	861
B.5.3 CPUPMPDPCR, Global PMPDP Configuration Register.....	863
B.5.4 CPUPDPTUNE, PDP Tuning Configuration Register.....	865
B.5.5 CPUPDPTUNE2, PDP Tuning Configuration Register.....	867
B.5.6 CPUMPMMTUNE, MPMM Tuning Configuration Register.....	868
B.5.7 CPUACTMCTL, Activity Meter Control Register.....	870

B.6 External PMU registers summary.....	871
B.6.1 PMEVCNTR0_ELO, Performance Monitors Event Count Registers.....	876
B.6.2 PMEVCNTR1_ELO, Performance Monitors Event Count Registers.....	878
B.6.3 PMEVCNTR2_ELO, Performance Monitors Event Count Registers.....	880
B.6.4 PMEVCNTR3_ELO, Performance Monitors Event Count Registers.....	882
B.6.5 PMEVCNTR4_ELO, Performance Monitors Event Count Registers.....	884
B.6.6 PMEVCNTR5_ELO, Performance Monitors Event Count Registers.....	886
B.6.7 PMEVCNTR6_ELO, Performance Monitors Event Count Registers.....	888
B.6.8 PMEVCNTR7_ELO, Performance Monitors Event Count Registers.....	890
B.6.9 PMEVCNTR8_ELO, Performance Monitors Event Count Registers.....	892
B.6.10 PMEVCNTR9_ELO, Performance Monitors Event Count Registers.....	894
B.6.11 PMEVCNTR10_ELO, Performance Monitors Event Count Registers.....	896
B.6.12 PMEVCNTR11_ELO, Performance Monitors Event Count Registers.....	898
B.6.13 PMEVCNTR12_ELO, Performance Monitors Event Count Registers.....	900
B.6.14 PMEVCNTR13_ELO, Performance Monitors Event Count Registers.....	902
B.6.15 PMEVCNTR14_ELO, Performance Monitors Event Count Registers.....	904
B.6.16 PMEVCNTR15_ELO, Performance Monitors Event Count Registers.....	906
B.6.17 PMEVCNTR16_ELO, Performance Monitors Event Count Registers.....	908
B.6.18 PMEVCNTR17_ELO, Performance Monitors Event Count Registers.....	910
B.6.19 PMEVCNTR18_ELO, Performance Monitors Event Count Registers.....	912
B.6.20 PMEVCNTR19_ELO, Performance Monitors Event Count Registers.....	914
B.6.21 PMEVCNTR20_ELO, Performance Monitors Event Count Registers.....	916
B.6.22 PMEVCNTR21_ELO, Performance Monitors Event Count Registers.....	918
B.6.23 PMEVCNTR22_ELO, Performance Monitors Event Count Registers.....	920
B.6.24 PMEVCNTR23_ELO, Performance Monitors Event Count Registers.....	922
B.6.25 PMEVCNTR24_ELO, Performance Monitors Event Count Registers.....	924
B.6.26 PMEVCNTR25_ELO, Performance Monitors Event Count Registers.....	926
B.6.27 PMEVCNTR26_ELO, Performance Monitors Event Count Registers.....	928
B.6.28 PMEVCNTR27_ELO, Performance Monitors Event Count Registers.....	930
B.6.29 PMEVCNTR28_ELO, Performance Monitors Event Count Registers.....	932
B.6.30 PMEVCNTR29_ELO, Performance Monitors Event Count Registers.....	934
B.6.31 PMEVCNTR30_ELO, Performance Monitors Event Count Registers.....	936
B.6.32 PMEVTYPER0_ELO, Performance Monitors Event Type Registers.....	938
B.6.33 PMEVTYPER1_ELO, Performance Monitors Event Type Registers.....	942
B.6.34 PMEVTYPER2_ELO, Performance Monitors Event Type Registers.....	946
B.6.35 PMEVTYPER3_ELO, Performance Monitors Event Type Registers.....	950

B.6.36 PMEVTYPER4_ELO, Performance Monitors Event Type Registers.....	954
B.6.37 PMEVTYPER5_ELO, Performance Monitors Event Type Registers.....	958
B.6.38 PMEVTYPER6_ELO, Performance Monitors Event Type Registers.....	962
B.6.39 PMEVTYPER7_ELO, Performance Monitors Event Type Registers.....	966
B.6.40 PMEVTYPER8_ELO, Performance Monitors Event Type Registers.....	970
B.6.41 PMEVTYPER9_ELO, Performance Monitors Event Type Registers.....	974
B.6.42 PMEVTYPER10_ELO, Performance Monitors Event Type Registers.....	978
B.6.43 PMEVTYPER11_ELO, Performance Monitors Event Type Registers.....	982
B.6.44 PMEVTYPER12_ELO, Performance Monitors Event Type Registers.....	986
B.6.45 PMEVTYPER13_ELO, Performance Monitors Event Type Registers.....	990
B.6.46 PMEVTYPER14_ELO, Performance Monitors Event Type Registers.....	994
B.6.47 PMEVTYPER15_ELO, Performance Monitors Event Type Registers.....	998
B.6.48 PMEVTYPER16_ELO, Performance Monitors Event Type Registers.....	1002
B.6.49 PMEVTYPER17_ELO, Performance Monitors Event Type Registers.....	1006
B.6.50 PMEVTYPER18_ELO, Performance Monitors Event Type Registers.....	1010
B.6.51 PMEVTYPER19_ELO, Performance Monitors Event Type Registers.....	1014
B.6.52 PMEVTYPER20_ELO, Performance Monitors Event Type Registers.....	1018
B.6.53 PMEVTYPER21_ELO, Performance Monitors Event Type Registers.....	1022
B.6.54 PMEVTYPER22_ELO, Performance Monitors Event Type Registers.....	1026
B.6.55 PMEVTYPER23_ELO, Performance Monitors Event Type Registers.....	1030
B.6.56 PMEVTYPER24_ELO, Performance Monitors Event Type Registers.....	1034
B.6.57 PMEVTYPER25_ELO, Performance Monitors Event Type Registers.....	1038
B.6.58 PMEVTYPER26_ELO, Performance Monitors Event Type Registers.....	1042
B.6.59 PMEVTYPER27_ELO, Performance Monitors Event Type Registers.....	1046
B.6.60 PMEVTYPER28_ELO, Performance Monitors Event Type Registers.....	1050
B.6.61 PMEVTYPER29_ELO, Performance Monitors Event Type Registers.....	1054
B.6.62 PMEVTYPER30_ELO, Performance Monitors Event Type Registers.....	1058
B.6.63 PMPCSSR, Snapshot Program Counter Sample Register.....	1062
B.6.64 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register.....	1063
B.6.65 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register.....	1064
B.6.66 PMSSSR, PMU Snapshot Status Register.....	1065
B.6.67 PMCCNTSR, PMU Cycle Counter Snapshot Register.....	1066
B.6.68 PMEVCNTSR0, PMU Event Counter Snapshot Register.....	1067
B.6.69 PMEVCNTSR1, PMU Event Counter Snapshot Register.....	1068
B.6.70 PMEVCNTSR2, PMU Event Counter Snapshot Register.....	1069
B.6.71 PMEVCNTSR3, PMU Event Counter Snapshot Register.....	1070

B.6.72 PMEVCNTR4, PMU Event Counter Snapshot Register.....	1071
B.6.73 PMEVCNTR5, PMU Event Counter Snapshot Register.....	1072
B.6.74 PMEVCNTR6, PMU Event Counter Snapshot Register.....	1073
B.6.75 PMEVCNTR7, PMU Event Counter Snapshot Register.....	1074
B.6.76 PMEVCNTR8, PMU Event Counter Snapshot Register.....	1075
B.6.77 PMEVCNTR9, PMU Event Counter Snapshot Register.....	1076
B.6.78 PMEVCNTR10, PMU Event Counter Snapshot Register.....	1077
B.6.79 PMEVCNTR11, PMU Event Counter Snapshot Register.....	1078
B.6.80 PMEVCNTR12, PMU Event Counter Snapshot Register.....	1079
B.6.81 PMEVCNTR13, PMU Event Counter Snapshot Register.....	1080
B.6.82 PMEVCNTR14, PMU Event Counter Snapshot Register.....	1081
B.6.83 PMEVCNTR15, PMU Event Counter Snapshot Register.....	1082
B.6.84 PMEVCNTR16, PMU Event Counter Snapshot Register.....	1083
B.6.85 PMEVCNTR17, PMU Event Counter Snapshot Register.....	1084
B.6.86 PMEVCNTR18, PMU Event Counter Snapshot Register.....	1085
B.6.87 PMEVCNTR19, PMU Event Counter Snapshot Register.....	1086
B.6.88 PMEVCNTR20, PMU Event Counter Snapshot Register.....	1087
B.6.89 PMEVCNTR21, PMU Event Counter Snapshot Register.....	1089
B.6.90 PMEVCNTR22, PMU Event Counter Snapshot Register.....	1090
B.6.91 PMEVCNTR23, PMU Event Counter Snapshot Register.....	1091
B.6.92 PMEVCNTR24, PMU Event Counter Snapshot Register.....	1092
B.6.93 PMEVCNTR25, PMU Event Counter Snapshot Register.....	1093
B.6.94 PMEVCNTR26, PMU Event Counter Snapshot Register.....	1094
B.6.95 PMEVCNTR27, PMU Event Counter Snapshot Register.....	1095
B.6.96 PMEVCNTR28, PMU Event Counter Snapshot Register.....	1096
B.6.97 PMEVCNTR29, PMU Event Counter Snapshot Register.....	1098
B.6.98 PMEVCNTR30, PMU Event Counter Snapshot Register.....	1099
B.6.99 PMCFGR, Performance Monitors Configuration Register.....	1100
B.6.100 PMCR_ELO, Performance Monitors Control Register.....	1102
B.6.101 PMCEID0, Performance Monitors Common Event Identification register 0.....	1106
B.6.102 PMCEID1, Performance Monitors Common Event Identification register 1.....	1110
B.6.103 PMCEID2, Performance Monitors Common Event Identification register 2.....	1114
B.6.104 PMCEID3, Performance Monitors Common Event Identification register 3.....	1118
B.6.105 PMSSCR, PMU Snapshot Capture Register.....	1121
B.6.106 PMMIR, Performance Monitors Machine Identification Register.....	1122
B.6.107 IMP_CPUPMPCCTL, PC Sample-based Profiling Control Register.....	1123

B.6.108 PMDEVARCH, Performance Monitors Device Architecture register.....	1124
B.6.109 PMDEVID, Performance Monitors Device ID register.....	1126
B.6.110 PMDEVTYPE, Performance Monitors Device Type register.....	1127
B.6.111 PMPIDR4, Performance Monitors Peripheral Identification Register 4.....	1128
B.6.112 PMPIDR0, Performance Monitors Peripheral Identification Register 0.....	1130
B.6.113 PMPIDR1, Performance Monitors Peripheral Identification Register 1.....	1131
B.6.114 PMPIDR2, Performance Monitors Peripheral Identification Register 2.....	1132
B.6.115 PMPIDR3, Performance Monitors Peripheral Identification Register 3.....	1133
B.6.116 PMCIDR0, Performance Monitors Component Identification Register 0.....	1135
B.6.117 PMCIDR1, Performance Monitors Component Identification Register 1.....	1136
B.6.118 PMCIDR2, Performance Monitors Component Identification Register 2.....	1137
B.6.119 PMCIDR3, Performance Monitors Component Identification Register 3.....	1138
B.7 External RAS registers summary.....	1140
B.7.1 ERROFR, Error Record <n> Feature Register.....	1140
B.7.2 ERROCTLR, Error Record <n> Control Register.....	1144
B.7.3 ERROSTATUS, Error Record <n> Primary Status Register.....	1147
B.7.4 ERR0MISC0, Error Record <n> Miscellaneous Register 0.....	1157
B.7.5 ERR0MISC1, Error Record <n> Miscellaneous Register 1.....	1162
B.7.6 ERR0MISC2, Error Record <n> Miscellaneous Register 2.....	1165
B.7.7 ERR0MISC3, Error Record <n> Miscellaneous Register 3.....	1167
B.7.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register.....	1169
B.7.9 ERROPFGCTL, Error Record <n> Pseudo-fault Generation Control Register.....	1173
B.7.10 ERROPFGCDN, Error Record <n> Pseudo-fault Generation Countdown Register.....	1175
B.7.11 ERRGSR, Error Group Status Register.....	1177
B.7.12 ERRIIDR, Implementation Identification Register.....	1178
B.7.13 ERRDEVAFF, Device Affinity Register.....	1180
B.7.14 ERRDEVARCH, Device Architecture Register.....	1182
B.7.15 ERRDEVID, Device Configuration Register.....	1184
B.7.16 ERRPIDR4, Peripheral Identification Register 4.....	1185
B.7.17 ERRPIDR0, Peripheral Identification Register 0.....	1187
B.7.18 ERRPIDR1, Peripheral Identification Register 1.....	1188
B.7.19 ERRPIDR2, Peripheral Identification Register 2.....	1190
B.7.20 ERRPIDR3, Peripheral Identification Register 3.....	1192
B.7.21 ERRCIDR0, Component Identification Register 0.....	1193
B.7.22 ERRCIDR1, Component Identification Register 1.....	1195
B.7.23 ERRCIDR2, Component Identification Register 2.....	1196

B.7.24 ERRCIDR3, Component Identification Register 3.....	1197
B.8 External ROM table registers summary.....	1198
B.8.1 ROMENTRY0, Class 0x9 ROM Table Entries.....	1199
B.8.2 ROMENTRY1, Class 0x9 ROM Table Entries.....	1201
B.8.3 ROMENTRY2, Class 0x9 ROM Table Entries.....	1204
B.8.4 ROMENTRY3, Class 0x9 ROM Table Entries.....	1206
B.8.5 DEVARCH, Device Architecture Register.....	1208
B.8.6 DEVID, Device Configuration Register.....	1209
B.8.7 PIDR4, Peripheral Identification Register 4.....	1211
B.8.8 PIDR0, Peripheral Identification Register 0.....	1212
B.8.9 PIDR1, Peripheral Identification Register 1.....	1213
B.8.10 PIDR2, Peripheral Identification Register 2.....	1215
B.8.11 PIDR3, Peripheral Identification Register 3.....	1216
B.8.12 CIDR0, Component Identification Register 0.....	1217
B.8.13 CIDR1, Component Identification Register 1.....	1218
B.8.14 CIDR2, Component Identification Register 2.....	1220
B.8.15 CIDR3, Component Identification Register 3.....	1221
Proprietary Notice.....	1223
Product and document information.....	1225
Product status.....	1225
Revision history.....	1225
Conventions.....	1229
Useful resources.....	1232


1. The C1-Pro core

The C1-Pro core is an efficient-performance, low-power, and constrained area product that implements the Arm®v9.3-A architecture. The Arm®v9.3-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.8-A.

The C1-Pro core is implemented inside a C1-DSU cluster. It is connected to the C1-DynamiQ™ Shared Unit (DSU) that behaves as a full interconnect with L3 cache and snoop control. This connection configuration is also used in systems with different types of cores where the C1-Pro core is the efficient-performance core.

The following figure shows an example configuration with three C1-Pro cores and one C1-SME2 unit in a DynamiQ™ cluster.

Figure 1-1: C1-Pro cores example configuration



- This manual applies to the C1-Pro core only. Read this manual together with the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#) for detailed information about the C1-DSU.
- For more information on the C1-SME2 unit, see [14. Scalable Vector Extensions support](#) on page 98 and the [Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual](#).

- This manual does not provide a complete list of registers. Read this manual together with the [Arm® Architecture Reference Manual for A-profile architecture](#).

1.1 C1-Pro core features

You can use the C1-Pro core in a DynamIQ™ configuration where your homogeneous C1-DSU cluster includes one or more C1-Pro cores. You can also use the C1-Pro core as the efficient-performance core in a heterogeneous cluster.

Core features

Regardless of the cluster configuration, the C1-Pro core supports the following features:

- Implementation of the Arm®v9.3-A A64 instruction set
- AArch64 Execution state at all Exception levels, EL0 to EL3
- Memory Management Unit (MMU)
- 40-bit Physical Address (PA) and 48-bit Virtual Address (VA)
- Generic Interrupt Controller (GIC) CPU interface to connect to an external interrupt Distributor
- Generic Timers interface that supports 64-bit count input from an external system counter
- Implementation of the Reliability, Availability, and Serviceability (RAS) Extension
- Implementation of the Scalable Vector Extension (SVE) with a 128-bit vector length and Scalable Vector Extension 2 (SVE2)
- Integrated execution unit with Advanced Single Instruction Multiple Data (SIMD) and floating-point support
- Optional implementation of the Scalable Matrix Extension (SME) and Scalable Matrix Extension 2 (SME2) and support for the C1-SME2 unit



Note

The C1-SME2 unit is optional, unless the cluster includes an ultimate-performance core. If the C1-SME2 unit is not implemented, SME and SME2 are not supported. For more information about configuring the C1-SME2 unit, see the *Arm® C1-Scalable Matrix Extension 2 Configuration and Integration Manual* and the RTL configuration process section in the *Arm® C1-DynamIQ™ Shared Unit Configuration and Integration Manual*.

- Activity Monitoring Unit (AMU)
- Optional implementation of the Cryptographic Extension



Note

The Cryptographic Extension is licensed separately.

Cache features

- Separate L1 data and instruction caches
- Private, unified data and instruction L2 cache
- Optional error protection with parity or Error Correcting Code (ECC) allowing:
 - Single Error Correction and Double Error Detection (SECCDED) on L1 data cache and L2 cache
 - Single Error Detection (SED) on L1 instruction cache and L2 Translation Lookaside Buffer (TLB)
- Support for Memory System Resource Partitioning and Monitoring (MPAM)

Debug features

- Arm®v8.8 debug architecture
- Performance Monitoring Unit (PMU)
- Embedded Trace Extension (ETE)
- TRace Buffer Extension (TRBE)
- Statistical Profiling Extension (SPE)
- Optional Embedded Logic Analyzer (ELA), ELA-600



The ELA-600 is licensed separately.

Related information

2. [Technical overview](#) on page 40

1.2 C1-Pro core configuration options

You can choose the options that fit your implementation needs at build-time configuration.



For a complete list of the configuration parameters and guidelines, see *RTL configuration process* in the *Arm® C1-Pro Core Configuration and Integration Manual*.

The C1-Pro core implementation options include:

Cache protection

You can configure your implementation with or without cache protection.

PMU event counters

You can configure the number of Performance Monitoring Unit (PMU) event counters to be 20 or 31.

Cryptographic Extension

You can configure your implementation with or without the Cryptographic Extension. The Cryptographic Extension is licensed separately.

L1 data cache size

You can configure the L1 data cache size to be 32KB or 64KB.

L1 data cache EVA

You can configure your implementation with or without L1 data cache Eviction/Allocation (EVA) optimization.

L1 instruction cache size

You can configure the L1 instruction cache size to be 32KB or 64KB.

L2 cache size

You can configure the L2 cache size to be 128KB, 256KB, 512KB, or 1024KB.

L2 data RAM ECC granule

You can configure the L2 data RAM Error Correcting Code (ECC) granule to be 128 bits or 256 bits.

CoreSight™ ELA-600

You can configure your implementation with or without the CoreSight™ Embedded Logic Analyzer (ELA). The ELA-600 is licensed separately.

ELA ATB FIFO

You can configure the ELA AMBA® Trace Bus (ATB) First In First Out (FIFO) depth to be 4, 8, 16, 32, or 64 when the ELA-600 is implemented.

Timing closure

You can configure the L2 data cache RAMs timing behavior.

Reduced area configuration

You can configure your implementation to select the use of a variant of the product that has reduced logic and RAM structures with reduced area configuration or without reduced area configuration.

1.3 C1-DSU dependent features

Some C1-DynamiQ™ Shared Unit (DSU) features and behaviors depend on whether your licensed core supports a particular feature.

The following table describes which C1-DSU dependent features are supported in your C1-Pro core.

Table 1-1: C1-Pro core features that have a dependency on the C1-DSU

Feature	Supported in the C1-Pro core	Dependency on the C1-DSU
Direct connect	No	-
Core included in a complex	No	-
Cryptographic Extension	Yes, as an option	Affects the external signals of the C1-DSU. For more information on MPMM, PDP, and the dispatch block signal, see 4.5 Performance and power management on page 56.
Maximum Power Mitigation Mechanism (MPMM)	Yes	
Performance Defined Power (PDP) feature	Yes	
DISPBLK _y	Yes	
Dispatch block signal	Yes	
Statistical Profiling Extension (SPE) architecture	Yes	Affects the CHI requester and AXI manager port bus widths. For more details, see the following chapters of the Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual : <ul style="list-style-type: none"> CHI requester interface AXI manager interface
Physical Address (PA) width	40-bit	
CHI Interface Protection/CHI DATACHECK	No	-
Scalable Matrix Extension (SME)	Yes, as an option	The C1-SME2 unit is optional, unless the cluster includes a high-performance core. For more information, see the Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual . If the C1-SME2 unit is not implemented, SME and SME2 are not supported
SME2		
C1-SME2		



The Cryptographic Extension is supplied under a separate license.

1.4 Supported standards, specifications, and features

The C1-Pro core complies with the Arm®v9.3-A architecture and all previous Arm®v8-A architectures up to Arm®v8.8-A.

Supported standards and specifications

The C1-Pro core also implements specific Arm®v8-A architecture extensions and supports interconnect, interrupt, timer, debug, and trace architectures. These extensions and architectures are documented in architecture reference manuals, architecture specifications, protocol specifications, and relevant external standards. This [Arm® C1-Pro Core Technical Reference Manual](#) does not duplicate information from those sources.



Note

The C1-Pro core is compatible with the architecture for the C1-DynamiQ™ Shared Unit (DSU) and C1-Scalable Matrix Extension 2. See the Supported standards and specifications section in both the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#) and [Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual](#) for a list of specific architectural versions and features that the C1-DSU and C1-SME2 support.

The C1-Pro core complies with the architectures listed in the following table.

Table 1-2: Standards and specifications supported in the C1-Pro core

Standard or specification	Version	Notes
Arm architecture	Arm®v9.3-A	The C1-Pro core complies with the Arm®v9.3-A architecture and all previous Arm®v8-A architectures up to Arm®v8.8-A. Note: The C1-Pro core supports AArch64 only at all Exception levels, EL0 to EL3.
CoreSight™ architecture	v3.0	For more information on CoreSight™ architecture, see the Arm® CoreSight™ Architecture Specification v3.0 .
Cryptographic Extension	Arm®v8.0-A and Arm®v8.2-A	For more information and additional cryptographic register descriptions, see the Arm® C1-Pro Core Cryptographic Extension Technical Reference Manual . This extension is licensed separately and access to the documentation is restricted by contract with Arm.

Standard or specification	Version	Notes
Debug	Arm®v8.8	The C1-Pro core complies with the Arm®v9.3-A architecture and is implemented with Arm®v8.8 Debug architecture support and Arm®v8.3-A Debug over PowerDown (FEAT_DoPD) support. See FEAT_DoPD in the Arm® Architecture Reference Manual for A-profile architecture for information on this architectural feature.
Generic Interrupt Controller (GIC) architecture CPU interface and Stream Protocol interface	GICv4.2	The C1-Pro core uses Affinity level 1 to distinguish between different cores within the cluster. This level is not supported by some interrupt controllers, such as GIC-500. For more information about GIC architecture, see Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4 .

Supported features

Not all architectural features are implemented in the C1-Pro core. For a list of the architectural features implemented or not implemented in the C1-Pro core, see the tables listed below.

Table 1-3: Implementation status of the Arm®v8.0-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_AA64	Yes	PE uses AArch64 after last reboot
FEAT_AA64EL0	Yes	Support for AArch64 at EL0
FEAT_AA64EL1	Yes	Support for AArch64 at EL1
FEAT_AA64EL2	Yes	Support for AArch64 at EL2
FEAT_AA64EL3	Yes	Support for AArch64 at EL3
FEAT_AdvSIMD	Yes	Advanced Single Instruction Multiple Data (SIMD) Extension For more information and register descriptions, see 13. Advanced SIMD and floating-point support on page 97.
FEAT_AES	Yes, configurable	Advanced SIMD Advanced Encryption Standard (AES) instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_ASID16	Yes	16 bit ASID
FEAT_BigEnd	Yes	Big-endian support
FEAT_BigEndEL0	Yes	Big-endian support at EL0
FEAT_CLRBHB	Yes	Support for Clear Branch History instruction
FEAT_CHK	Yes	Check Feature Status
FEAT_CP15SDISABLE2	No	CP15DISABLE2
FEAT_CRC32	Yes	CRC32 instructions
FEAT_Crypto	Yes, configurable	Cryptographic Extension

Feature	Implemented	Description
FEAT_CSV2	Yes	Cache Speculation Variant 2
FEAT_CSV2_1p1	No	Cache Speculation Variant 2 version 1.1
FEAT_CSV2_1p2	No	Cache Speculation Variant 2 version 1.2
FEAT_CSV2_2	Yes	Cache Speculation Variant 2 version 2.1
FEAT_CSV2_3	Yes	Cache Speculation Variant 2 version 3
FEAT_CSV3	Yes	Cache Speculation Variant 3
FEAT_DGH	Yes	Data Gathering Hint
FEAT_DoubleLock	No	Double Lock
FEAT_ECBHB	Yes	Exploitative control using branch history information
FEAT_ELO	Yes	Support for execution at EL0
FEAT_EL1	Yes	Support for execution at EL1
FEAT_EL2	Yes	Support for execution at EL2
FEAT_EL3	Yes	Support for EL3
FEAT_ETS2	Yes	Enhanced Translation Synchronization
FEAT_FP	Yes	Floating Point (FP) Extension
FEAT_IVIPT	Yes	The IVIPT Extension
FEAT_LittleEnd	Yes	Little-endian support
FEAT_LittleEndELO	Yes	Little-endian support at EL0
FEAT_MixedEnd	Yes	Mixed-endian support
FEAT_MixedEndELO	Yes	Mixed-endian support at EL0
FEAT_nTLBPA	Yes	Intermediate caching of translation table walks
FEAT_PCSRv8	No	PC Sample-based Profiling Extension
FEAT_PMULL	Yes, configurable	Advanced SIMD PMULL instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_PMUv3	Yes	Performance Monitoring Unit (PMU) Extension version 3
FEAT_PMUv3_EXT	Yes	External interface to the PMU
FEAT_PMUv3_EXT32	Yes	32-bit external interface to the PMU
FEAT_S2TGran4K	Yes	Support for 4KB memory translation granule size at stage 2
FEAT_S2TGran16K	Yes	Support for 16KB memory translation granule size at stage 2
FEAT_S2TGran64K	Yes	Support for 64KB memory translation granule size at stage 2
FEAT_SB	Yes	Speculation barrier
FEAT_Secure	Yes	Support for Secure state
FEAT_SHA1	Yes, configurable	Advanced SIMD SHA1 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension

Feature	Implemented	Description
FEAT_SHA256	Yes, configurable	Advanced SIMD SHA256 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SPECRES	Yes	Speculation restriction instructions
FEAT_SPECRES2	Yes	New speculation restriction instruction
FEAT_SSBS	Yes	Speculative Store Bypass Safe (SSBS)
FEAT_SSBS2	Yes	MRS and MSR instructions for SSBS version 2
FEAT_TGran4K	Yes	Support for 4KB memory translation granule size at stage 1
FEAT_TGran16K	Yes	Support for 16KB memory translation granule size at stage 1
FEAT_TGran64K	Yes	Support for 64KB memory translation granule size at stage 1
FEAT_TRC_EXT	Yes	Trace external registers
FEAT_TRC_SR	Yes	Trace System registers

Table 1-4: Implementation status of the Arm®v8.1-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_Debugv8p1	Yes	Debug with VHE
FEAT_E2H0	Yes	Programming of HCR_EL2.E2H
FEAT_HAFDBS	Yes	Hardware management of the Access flag and dirty state
FEAT_HPDS	Yes	Hierarchical permission disables in translation tables
FEAT_LOR	Yes	Limited ordering regions
FEAT_LSE	Yes	Large System Extensions
FEAT_PAN	Yes	Privileged access never
FEAT_PAN3	Yes	Support for SCTLR_ELx.EPAN
FEAT_PMUv3p1	Yes	Armv8.1 PMU extensions
FEAT_RDM	Yes	Advanced SIMD rounding double multiply accumulate instructions
FEAT_VHE	Yes	Virtualization Host Extensions
FEAT_VMID16	Yes	16-bit VMID

Table 1-5: Implementation status of the Arm®v8.2-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_AA32BF16	No	AArch32 BFloat16 instructions
FEAT_AA32HPD	No	AArch32 Hierarchical permission disables
FEAT_AA32I8MM	No	AArch32 Int8 matrix multiplication instructions
FEAT_BF16	Yes	AArch64 BFloat16 instructions
FEAT_Debugv8p2	Yes	Debug v8.2
FEAT_DotProd	Yes	Advanced SIMD dot product instructions
FEAT_DPB	Yes	DC CVAP instruction
FEAT_DPB2	Yes	DC CVADP instruction
FEAT_EVT	Yes	Enhanced Virtualization Traps

Feature	Implemented	Description
FEAT_F32MM	No	Single-precision Matrix Multiplication
FEAT_F64MM	No	Single-precision Matrix Multiplication
FEAT_FHM	Yes	Floating-point half-precision multiplication instructions
FEAT_FP16	Yes	Half-precision floating-point data processing
FEAT_HPDS2	Yes	Hierarchical permission disables
FEAT_I8MM	Yes	AArch64 Int8 matrix multiplication instructions
FEAT_IESB	Yes	Implicit Error Synchronization event
FEAT_LPA	No	Large PA and IPA support
FEAT_LSMAOC	No	AArch32 Load/Store Multiple instruction atomicity and ordering controls
FEAT_LVA	No	Large VA support
FEAT_MPAM	Yes	Memory Partitioning and Monitoring (MPAM) Extension For more information on the MPAM Extension, see the Arm® Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification and the Arm® Architecture Reference Manual for A-profile architecture .
FEAT_MPAMv1p0	Yes	Memory Partitioning and Monitoring Extension
FEAT_PAN2	Yes	AT S1E1R and AT S1E1W instruction variants affected by PSTATE.PAN
FEAT_PCSRv8p2	Yes	PC Sample-based Profiling Extension
FEAT_RAS	Yes	Reliability, Availability, and Serviceability (RAS) Extension
FEAT_RASSA	Yes	RAS System Architecture
FEAT_RASSAv1	Yes	RAS version 1 System Architecture
FEAT_SHA3	Yes, configurable	Advanced SIMD SHA3 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SHA512	Yes, configurable	Advanced SIMD SHA512 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SM3	Yes, configurable	Advanced SIMD SM3 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SM4	Yes, configurable	Advanced SIMD SM4 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension

Feature	Implemented	Description
FEAT_SPE	Yes	Statistical Profiling Extension (SPE) For more information, see 21. Statistical Profiling Extension support on page 185.
FEAT_SPE_LDS	Yes	Statistical Profiling data source packet generation
FEAT_SpecSEI	No	SError interrupt exceptions from speculative reads of memory
FEAT_SVE	Yes	Scalable Vector Extension (SVE)
FEAT_TTCNP	Yes	Translation table Common not private translations
FEAT_UAO	Yes	Unprivileged Access Override control
FEAT_VPIPT	No	VMID-aware PIPT instruction cache
FEAT_XNX	Yes	Translation table stage 2 Unprivileged Execute-never

Table 1-6: Implementation status of the Arm®v8.3-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_CCIDX	Yes	Extended cache index
FEAT_CONSTPACFIELD	Yes	PAC algorithm enhancement
FEAT_DoPD	Yes	Debug over Powerdown
FEAT_EPAC	No	Enhanced pointer authentication
FEAT_FCMA	Yes	Floating-point complex number instructions
FEAT_FPAC	Yes	Faulting on AUT* instructions
FEAT_FPACC_SPEC	Yes	Faulting on combined pointer authentication instructions
FEAT_FPACCOMBINE	Yes	Faulting on combined pointer authentication instructions
FEAT_JSCVT	Yes	JavaScript conversion instruction
FEAT_LRCP	Yes	Load-Acquire RCpc instructions
FEAT_NV	No	Nested Virtualization
FEAT_PACIMP	No	Pointer authentication - IMPLEMENTATION DEFINED algorithm
FEAT_PACQARMA3	Yes	Pointer authentication - QARMA3 algorithm
FEAT_PACQARMA5	No	Pointer authentication - QARMA5 algorithm
FEAT_PAuth	Yes	Pointer authentication
FEAT_PAuth2	Yes	Enhancements to pointer authentication
FEAT_SPEv1p1	Yes	Statistical Profiling Extensions version 1.1

Table 1-7: Implementation status of the Arm®v8.4-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_AMU_EXT	Yes	External Activity Monitors
FEAT_AMU_EXT32	Yes	32-bit External Activity Monitors extension
FEAT_AMUv1	Yes	Activity Monitors Extension version 1
FEAT_BBML1	Yes	Translation table break-before-make levels
FEAT_BBML2	Yes	Translation table break-before-make levels
FEAT_Debugv8p4	Yes	Debug v8.4

Feature	Implemented	Description
FEAT_DIT	Yes	Data Independent Timing instructions
FEAT_DoubleFault	Yes	Double Fault Extension
FEAT_FlagM	Yes	Condition flag manipulation instructions
FEAT_IDST	Yes	ID space trap handling
FEAT_LRCPC2	Yes	Load-Acquire RCpc instructions version 2
FEAT_LSE2	Yes	Large System Extensions version 2
FEAT_NV2	No	Enhanced nested virtualization support
FEAT_PMUv3p4	Yes	Armv8.4 PMU Extensions
FEAT_RASSAv1p1	Yes	RAS version v1.1 System Architecture
FEAT_RASv1p1	Yes	Reliability, Availability, and Serviceability (RAS) Extension v1.1 For more information on the implementation of the RAS Extension, see 10. RAS extension support on page 85.
FEAT_S2FWB	Yes	Stage 2 forced Write-Back
FEAT_SEL2	Yes	Secure EL2
FEAT_TLBIOS	Yes	TLB invalidate instructions in Outer Shareable domain
FEAT_TLBIRANGE	Yes	TLB invalidate range instructions
FEAT_TRF	Yes	Self-hosted Trace extensions
FEAT_TTL	Yes	Translation Table Level
FEAT_TTST	Yes	Small translation tables

Table 1-8: Implementation status of the Arm®v8.5-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_BTI	Yes	Branch Target Identification (BTI)
FEAT_EOPD	Yes	Preventing EL0 access to halves of address maps
FEAT_ExS	No	Disabling context synchronizing exception entry and exit
FEAT_FlagM2	Yes	Condition flag manipulation version 2
FEAT_FRINTTS	Yes	FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions
FEAT_GTG	Yes	Guest translation granule size
FEAT_MTE	Yes	Instruction-only Memory Tagging Extension (MTE) Note: The C1-Pro core always implements MTE, and therefore is compliant with the CHI.E protocol. For information on CHI.E commands inferred by MTE, see the <i>CHI requester interface</i> chapter in the Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual .
FEAT_MTE_ASYM_FAULT	Yes, configurable	Memory tagging asymmetric faults
FEAT_MTE_ASYNC	Yes, configurable	Memory Tagging asynchronous faulting
FEAT_MTE2	Yes, configurable	Memory Tagging Extension version 2
FEAT_MTE3	Yes, configurable	MTE Asymmetric Fault Handling

Feature	Implemented	Description
FEAT_PMUv3p5	Yes	Armv8.5 PMU Extensions
FEAT_RNG	No	Random number generator
FEAT_RNG_TRAP	Yes	Trapping support for RNDR/RNDRS

Table 1-9: Implementation status of the Arm®v8.6-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_AMUv1p1	No	AMU Extensions version 1.1
FEAT_ECV	Yes	Enhanced Counter Virtualization
FEAT_ECV_POFF	Yes	Enhanced Counter Virtualization
FEAT_FGT	Yes	Fine Grain Traps
FEAT_MPAMv0p1	No	Memory Partitioning and Monitoring version 0.1
FEAT_MPAMv1p1	Yes	Memory Partitioning and Monitoring version 1.1
FEAT_MTPMU	No	Multi-threaded PMU Extensions
FEAT_TWED	No	Delayed Trapping of WFE

Table 1-10: Implementation status of the Arm®v8.7-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_AFP	Yes	Alternate floating-point behavior
FEAT_HCX	Yes	Support for the HCRX_EL2 register
FEAT_LPA2	No	Larger physical address for 4KB and 16KB translation granules
FEAT_LS64	No	Support for 64 byte loads and stores without return
FEAT_LS64_ACCDATA	No	Support for 64-byte ELO stores with return
FEAT_LS64_V	No	Support for 64-byte stores with return
FEAT_PMUv3p7	Yes	Armv8.7 PMU Extensions For more information on PMU Extensions, see 17. Performance Monitors Extension support on page 119.
FEAT_RPRES	No	Increased precision of Reciprocal Estimate and Reciprocal Square Root Estimate
FEAT_SPE_FnE	Yes	Statistical Profiling inverse event filter
FEAT_SPEv1p2	Yes	Statistical Profiling Extensions version 1.2 For more information on PMU Extensions, see 21. Statistical Profiling Extension support on page 185.
FEAT_WFXT	Yes	WFE and WFI instructions with timeout For more information on PMU Extensions, see 4.2.1 Wait for Interrupt and Wait for Event on page 49.
FEAT_XS	Yes	XS attribute

Table 1-11: Implementation status of the Arm®v8.8-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_CMOW	Yes	Control for cache maintenance permission

Feature	Implemented	Description
FEAT_Debugv8p8	Yes	Debug v8.8
FEAT_HBC	Yes	Hinted conditional branch
FEAT_HPMN0	Yes	Setting of MDCR_EL2.HPMN to zero
FEAT_MOPS	Yes	Standardization of memory operations
FEAT_NMI	Yes	Non-maskable Interrupts
FEAT_PMUv3_TH	No	Event counting threshold
FEAT_PMUv3p8	Yes	Armv8.8 PMU extensions
FEAT_SCTLR2	No	Extension to SCTLE_ELx
FEAT_SPEv1p3	Yes	Statistical Profiling Extension version 1.3
FEAT_TCR2	Yes	Extension to TCR_ELx
FEAT_TIDCP1	Yes	ELO use of IMPLEMENTATION DEFINED functionality

Table 1-12: Implementation status of the Arm®v8.9-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_ADERR	No	Asynchronous Device error exceptions
FEAT_AIE	No	Memory Attribute Index Enhancement
FEAT_AMU_EXT64	No	64-bit External Activity Monitors extension
FEAT_ANERR	No	Asynchronous Normal error exception
FEAT_ATS1A	No	Permission model enhancements
FEAT_CSSC	No	Common Short Sequence Compression instructions
FEAT_Debugv8p9	No	Debug v8.9
FEAT_DoubleFault2	No	Enhancements to the Double Fault Extension
FEAT_EDHSR	Yes	Support for External Debug Halt Status Register (EDHSR)
FEAT_FGT2	No	Fine-grained traps 2
FEAT_HAFT	Yes	Hardware-managed Access Flag for Table descriptors
FEAT_LRCPC3	Yes	Load-Acquire RCpc instructions version 3
FEAT_MTE_CANONICAL_TAGS	No	Canonical Tag checking for Untagged memory
FEAT_MTE_NO_ADDRESS_TAGS	No	Memory tagging with Address tagging disabled
FEAT_MTE_PERM	Yes, configurable	Allocation tag access permission
FEAT_MTE_STORE_ONLY	No	Store-only Tag Checking
FEAT_MTE_TAGGED_FAR	No	FAR_ELx on a Tag Check Fault
FEAT_MTE4	No	Enhanced Memory Tagging Extension
FEAT_PCSRv8p9	No	Armv8.9 PC Sample-based Profiling Extension
FEAT_PFAR	No	Physical Fault Address Registers
FEAT_PMUv3_EDGE	No	PMU event edge detection
FEAT_PMUv3_EXT64	No	64-bit external interface to the Performance Monitors
FEAT_PMUv3_ICNTR	No	Fixed-function instruction counter
FEAT_PMUv3_SS	No	PMU Snapshot Extension
FEAT_PMUv3p9	No	Armv8.9 PMU extensions

Feature	Implemented	Description
FEAT_PRFM_SLC	No	SLC target support for PRFM instructions
FEAT_RASSAv2	No	RAS version 2 System Architecture
FEAT_RASv2	No	RAS version 2
FEAT_RPRFM	Yes, configurable	Support for Range Prefetch Memory instruction
FEAT_S1PIE	No	Permission model enhancements
FEAT_S1POE	No	Permission model enhancements
FEAT_S2PIE	No	Permission model enhancements
FEAT_S2POE	No	Permission model enhancements
FEAT_SPE_CRR	No	Call Return Branch Records
FEAT_SPE_DPFZS	Yes	Disable Cycle Counter on SPE Freeze
FEAT_SPE_FDS	No	Data Source Filtering
FEAT_SPEv1p4	No	Statistical Profiling Extension version 1.4
FEAT_SPMU	No	System Performance Monitors Extension
FEAT_THE	No	Translation Hardening Extension

Table 1-13: Implementation status of the Arm®v9.0-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_Armv9_Crypto	Yes, configurable	Armv9 Cryptographic Extension
FEAT_ETE	Yes	Embedded Trace Extension (ETE) For more information on ETE, see 18. Embedded Trace Extension support on page 165.
FEAT_SVE_AES	Yes, configurable	Scalable Vector Extension (SVE) Advanced Encryption Standard (AES) instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SVE_BitPerm	Yes	SVE Bit Permutes instructions
FEAT_SVE_PMULL128	Yes, configurable	SVE PMULL instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SVE_SHA3	Yes, configurable	SVE SHA3 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension
FEAT_SVE_SM4	Yes, configurable	SVE SM4 instructions Note: Supported as part of the Arm®v8-A Cryptographic Extension

Feature	Implemented	Description
FEAT_SVE2	Yes	SVE version 2 For more information on SVE version 2, see 14. Scalable Vector Extensions support on page 98.
FEAT_TME	No	Transactional Memory Extension (TME)
FEAT_TRBE	Yes	Trace Buffer Extension (TRBE) For more information on TRBE, see 19. Trace Buffer Extension support on page 178.

Table 1-14: Implementation status of the Arm®v9.1-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_ETEv1p1	Yes	Embedded Trace Extension (ETE) version 1.1

Table 1-15: Implementation status of the Arm®v9.2-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_BRBE	No	Branch Record Buffer Extension
FEAT_EBF16	No	AArch64 Extended BFloat16 instructions
FEAT_ETEv1p2	No	Embedded Trace Extension (ETE) version 1.2
FEAT_FAMINMAX	No	Floating-point (FP) maximum and minimum absolute value instructions
FEAT_FP8	No	FP8 convert instructions
FEAT_FP8DOT2	No	FP8 2-way dot product to half-precision instructions
FEAT_FP8DOT4	No	FP8 4-way dot product to single-precision instructions
FEAT_FP8FMA	No	FP8 multiply-accumulate to half-precision and single-precision instructions
FEAT_FPMR	No	FP Mode Register
FEAT_LUT	No	Lookup table instructions with 2-bit and 4-bit indices
FEAT_RME	No	Realm Management Extension (RME)
FEAT_SME	Yes, configurable	Scalable Matrix Extension (SME) Note: This feature is only implemented if the C1-DSU NUM_CME configuration parameter is set to NUM_CME > 0.
FEAT_SME_F64F64	No	Double-precision FP outer product instructions
FEAT_SME_F8F16	No	SME2 ZA-targeting FP8 multiply-accumulate, dot product, and outer product to half-precision instructions
FEAT_SME_F8F32	No	SME2 ZA-targeting FP8 multiply-accumulate, dot product, and outer product to single-precision instructions
FEAT_SME_FA64	No	Full A64 instruction set support in Streaming Scalable Vector Extension (SVE) mode
FEAT_SME_I16I64	No	16-bit to 64-bit integer widening outer product instructions
FEAT_SME_LUTv2	No	Lookup table instructions with 4-bit indices and 8-bit elements
FEAT_SPE_SME	Yes, configurable	Statistical Profiling extensions for SME

Feature	Implemented	Description
FEAT_SSVE_FP8DOT2	No	SVE2 FP8 2-way dot product to half-precision instructions in Streaming SVE mode
FEAT_SSVE_FP8DOT4	No	SVE2 FP8 4-way dot product to single-precision instructions in Streaming SVE mode
FEAT_SSVE_FP8FMA	No	SVE2 FP8 multiply-accumulate to half-precision and single-precision instructions in Streaming SVE mode

Table 1-16: Implementation status of the Arm®v9.3-A features in the C1-Pro core

Feature	Implemented	Description
FEAT_BRBEv1p1	No	Branch Record Buffer Extension version 1.1
FEAT_MEC	No	Memory Encryption Contexts (MEC)
FEAT_SME2	Yes, configurable	Scalable Matrix Extension (SME) version 2 Note: This feature is only implemented if the C1-DSU NUM_CME configuration parameter is set to NUM_CME > 0.

Table 1-17: Arm®v9.4-A features implemented in the C1-Pro core

Feature	Implemented	Description
FEAT_ABLE	No	Address Breakpoint Linking Extension
FEAT_BWE	No	Breakpoint and watchpoint enhancements
FEAT_D128	No	128-bit Translation Tables, 56 bit PA
FEAT_EBEP	No	Exception-based event profiling
FEAT_ETEv1p3	No	Embedded Trace Extension version 1.3
FEAT_GCS	No	Guarded Control Stack Extension
FEAT_ITE	No	Instrumentation Trace Extension
FEAT_LSE128	No	128-bit Atomics
FEAT_LVA3	No	56-bit VA
FEAT_SVE2p1	No	Scalable Vector Extensions version 2.1
FEAT_SEBEP	No	Synchronous Exception-based Event Profiling
FEAT_SME_F16F16	No	Non-widening half-precision FP16 to FP16 arithmetic for SME2
FEAT_SME2p1	No	Scalable Matrix Extension version 2.1
FEAT_SVE_B16B16	No	Non-widening BFloat16 to BFloat16 arithmetic for SVE2 and SME2
FEAT_SYSINSTR128	No	128-bit System instructions
FEAT_SYSREG128	No	128-bit System registers
FEAT_TRBE_EXT	No	Trace Buffer external mode
FEAT_TRBE_MPAM	No	Trace Buffer MPAM extensions

GIC supported features

The following table shows the Generic Interrupt Controller (GIC) features and whether they are implemented or not implemented in the C1-Pro core.

Table 1-18: Implementation status of the GIC features in the C1-Pro core

Feature	Implemented	Description
FEAT_GICv3	Yes, configurable	GIC version 3
FEAT_GICv3_LEGACY	No	Support for GICv2 legacy operations
FEAT_GICv3_NMI	Yes, configurable	GIC Non-maskable Interrupts
FEAT_GICv3_TDIR	Yes, configurable	Trapping Non-secure EL1 writes to ICV_DIR
FEAT_GICv3p1	Yes, configurable	GIC version 3.1
FEAT_GICv4	Yes, configurable	GIC version 4
FEAT_GICv4p1	Yes, configurable	GIC version 4.1

For more information on the GIC architecture, see [Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4](#).

Related information

[2.1 Core components](#) on page 40

1.5 Test features

The C1-Pro core provides test signals that enable the use of both Automatic Test Pattern Generation (ATPG) and Memory Built-In Self Test (MBIST) to test the core logic and memory arrays.

The C1-Pro core includes an ATPG test interface that provides signals to control the Design for Test (DFT) features of the core. To prevent problems with DFT implementation, you must carefully consider how you use these signals.

Arm also provides MBIST interfaces that enable you to test the RAMs at operational frequency. You can add your own MBIST controllers to automatically generate test patterns and perform result comparisons. Optionally, you can use your Electronic Design Automation (EDA) tool to test the physical RAMs directly instead of using the supplied Arm interfaces.

For the list of test signals and information on their usage, see the *Design for Test integration guidelines* chapter in the *Arm® C1-Pro Core Configuration and Integration Manual*.

For the list of external scan control signals, see the *Design for Test integration guidelines* chapter in the *Arm® C1-DynamiQ™ Shared Unit Configuration and Integration Manual*.



The *Arm® C1-Pro Core Configuration and Integration Manual* and *Arm® C1-DynamiQ™ Shared Unit Configuration and Integration Manual* are confidential documents that are available with the appropriate product licenses.

1.6 Design tasks

The C1-Pro core is delivered as an RTL description in SystemVerilog that can be synthesized. Before you can use the C1-Pro core, you must implement, integrate, and program it.

A different group can perform each of the following tasks:

Implementation

The implementer configures the RTL, adds vendor cells or RAMs, and takes the design through the synthesis and Place and Route (P&R) steps to produce a hard macrocell.

The implementer chooses the options that affect how the RTL source files are rendered. These options can affect the area, maximum frequency, power, and features of the resulting macrocell.

Other components such as Design For Test (DFT) structures and, if necessary, power switches can be added to the implementation flow.

Integration

The integrator connects the macrocell into a System on Chip (SoC). This task includes connecting it to a memory system and peripherals.

The integrator configures some features of the core by tying inputs to specific values. These configuration settings affect the start-up behavior before any software configuration is made and can also limit the options available to the software.

Software programming

The system programmer develops the software to configure and initialize the core and tests the application software.

The programmer configures the core by programming values into registers. The programmed values affect the behavior of the core.

The operation of the final device depends on the build configuration, the configuration inputs, and the software configuration.

See *RTL configuration process* in the *Arm® C1-Pro Core Configuration and Integration Manual* and in the *Arm® C1-DynamiQ™ Shared Unit Configuration and Integration Manual* for implementation options. See also *Functional integration* in the *Arm® C1-DynamiQ™ Shared Unit Configuration and Integration Manual* for signal descriptions.

1.7 Product revisions

The following table indicates the main differences in functionality between product revisions.

Table 1-19: Product revisions

Revision	Notes
r0p0	First release
r1p0	Addition of FEAT_SPE_SME with support for profiling software that uses SME instructions using the SPE.
r1p1	Errata fixes
r1p2	Errata fixes

Changes in functionality that have an impact on the documentation also appear in [Revision history](#) on page 1225.

2. Technical overview

The C1-Pro core implements the Arm®v9.3-A architecture. The Arm®v9.3-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.8-A.

The main blocks include:

- Activity Monitoring Unit (AMU)
- CPU bridge
- Embedded Logic Analyzer (ELA)
- Execution pipeline
- Generic Interrupt Controller (GIC) CPU interface
- Instruction decode
- Instruction issue
- L1 data memory system
- L1 instruction memory system
- L2 memory system
- Memory Management Unit (MMU)
- Performance Monitoring Unit (PMU)
- Register rename
- Statistical Profiling Extension (SPE)
- TRace Buffer Extension (TRBE)
- Trace unit


The programmer's model and the architecture features implemented, such as the Generic Timer, are compliant with the standards in [1.4 Supported standards, specifications, and features](#) on page 24.

The C1-Pro core interfaces with the C1-DynamiQ™ Shared Unit (DSU) through the CPU bridge.

2.1 Core components

The C1-Pro core includes components designed to make it an efficient-performance, low-power, and constrained area product. The C1-Pro core includes a CPU bridge that connects the core to the C1-DynamiQ™ Shared Unit (DSU). The C1-DSU connects the core to an external memory system and the rest of the System on Chip (SoC).

The following figure shows the C1-Pro core components.

Figure 2-1: C1-Pro core components

Activity Monitoring Unit

Activity monitors in the Activity Monitoring Unit (AMU) provide useful information for system power management and persistent monitoring.

CPU bridge

In a cluster, there is one CPU bridge between each C1-Pro core and the C1-DSU. The CPU bridge controls buffering and synchronization between the core and the C1-DSU.

The CPU bridge is asynchronous to allow different frequency, power, and area implementation points for each core. You can configure the CPU bridge to run synchronously with the DSU SCLK domain without affecting the other interfaces such as debug and trace that are always asynchronous.

Embedded Logic Analyzer

The Embedded Logic Analyzer (ELA) is a component for debugging hardware-related issues. For more information about the ELA, see the [Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Technical Reference Manual](#).

Execution pipeline

The Execution pipeline includes the integer execute unit that performs arithmetic and logical data processing operations and the vector execute unit that performs Advanced Single Instruction Multiple Data (SIMD) and Floating-Point Unit (FPU) operations.

Advanced SIMD is a media and signal processing architecture that adds instructions primarily for audio, video, 3D graphics, image, and speech processing. The floating-point architecture provides support for single-precision and double-precision floating-point operations. The Advanced SIMD architecture, its associated implementations, and supporting software are also referred to as Neon™ technology.

The vector execute unit executes the Scalable Vector Extension (SVE) and Scalable Vector Extension 2 (SVE2) instructions, and optionally executes the cryptographic instructions. SVE and SVE2 are extensions to the Armv8-A architecture, and are intended to complement, not replace, AArch64 Advanced SIMD and floating-point functionality.

The Cryptographic Extension adds new instructions to the Advanced SIMD and the SVE instruction sets that accelerate:

- Advanced Encryption Standard (AES) encryption and decryption.
- The Secure Hash Algorithm (SHA) functions, SHA-1, SHA-2, and SHA-3.
- The SVE2 versions of the SHA-3 instructions EOR3, XAR, and BCAX are supported even when the Cryptographic Extension support is not configured.
- Armv8.2-SM SM3 hash function and SM4 encryption and decryption instructions.
- Finite field arithmetic that is used in algorithms such as Galois/Counter Mode and Elliptic Curve Cryptography.



The optional Cryptographic Extension is not included in the base product. Arm supplies the Cryptographic Extension only under an additional license to the C1-Pro core license.

Generic Interrupt Controller CPU interface

The Generic Interrupt Controller (GIC) CPU interface, when integrated with an external Distributor component, is a resource for supporting and managing interrupts in a cluster system.

Instruction decode

The instruction decode unit decodes instructions from AArch64 into an internal format, which it then passes to the execution pipeline.

Instruction issue

The instruction issue unit controls when the decoded instructions are dispatched to the execution pipelines. It includes issue queues for storing instructions pending dispatch to execution pipelines.

L1 data memory system

The L1 data memory system executes load and store instructions. It also services memory coherency requests.

The L1 data memory system includes:

- A 32KB or 64KB, 4-way set associative cache with 64-byte cache lines.
- A fully associative L1 data Translation Lookaside Buffer (TLB) with native support for 4KB, 16KB, 64KB, and 2MB page sizes.

L1 instruction memory system

The L1 instruction memory system fetches instructions from the instruction cache and delivers the instruction stream to the instruction decode unit.

The L1 instruction memory system includes:

- A 32KB or 64KB, 4-way set associative L1 instruction cache with 64-byte cache lines
- A fully associative L1 instruction TLB with native support for 4KB, 16KB, 64KB, and 2MB page sizes
- A dynamic branch predictor

L2 memory system

The L2 memory system includes the L2 cache. The L2 cache is private to the core and is 8-way set associative. You can configure its RAM size to be 128KB, 256KB, 512KB, or 1024KB. The L2 memory system is connected to the C1-DSU through a CPU bridge.

Memory Management Unit

The Memory Management Unit (MMU) provides fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes that are held in translation tables.

These address mapping and memory attributes are saved into the TLB when an address is translated. The TLB entries include global and Address Space IDentifiers (ASIDs) to prevent context switch TLB invalidations. They also include Virtual Machine IDentifiers (VMIDs) to prevent TLB invalidations on virtual machine switches by the hypervisor.

Performance Monitoring Unit

The Performance Monitoring Unit (PMU) provides 20 or 31 performance monitors that can be configured to gather statistics on the operation of each core and the memory system. The information can be used for debug and code profiling.

Register rename

The register rename unit performs register renaming to facilitate out-of-order execution and dispatches decoded instructions to various issue queues.

ROM table

The C1-Pro core also includes a ROM table that contains a list of components in the system. Debuggers can use the ROM table to determine which CoreSight™ components are implemented.

SBIST-C

The Software Built-In Self-Test Controller (SBISTC) is an additional hardware unit that is optionally used by a Software Test Library (STL) to improve the diagnostic coverage of the core and report the results of running the STL code.

Statistical Profiling Extension

The Statistical Profiling Extension (SPE) provides a statistical view of the performance characteristics of executed instructions that software writers can use to optimize their code for better performance.

Trace unit and Trace Buffer Extension

The C1-Pro core supports a range of debug, test, and trace options including an instruction-trace-only trace unit and TRace Buffer Extension (TRBE).

All the debug and trace components of the C1-Pro core are described in this manual.

Related information

- 5. [Memory management](#) on page 60
- 6. [L1 instruction memory system](#) on page 69
- 7. [L1 data memory system](#) on page 72
- 8. [L2 memory system](#) on page 77
- 12. [GIC CPU interface](#) on page 93
- 17. [Performance Monitors Extension support](#) on page 119
- 18. [Embedded Trace Extension support](#) on page 165
- 19. [Trace Buffer Extension support](#) on page 178
- 20. [Activity Monitors Extension support](#) on page 179
- 21. [Statistical Profiling Extension support](#) on page 185

2.2 Interfaces

The C1-DynamlQ™ Shared Unit (DSU) manages all C1-Pro core external interfaces to the System on Chip (SoC).

See the *Technical overview* chapter in the [Arm® C1-DynamlQ™ Shared Unit Technical Reference Manual](#) for detailed information on these interfaces.

2.3 Programmer's model

The C1-Pro core implements the Arm®v9.3-A architecture. The Arm®v9.3-A architecture extends the architecture defined in the Arm®v8-A architectures up to Arm®v8.8-A. The C1-Pro core supports the AArch64 Execution state at all Exception levels, EL0 to EL3.

For more information about the programmer's model, see [Arm® Architecture Reference Manual for A-profile architecture](#).

Related information

[1.4 Supported standards, specifications, and features](#) on page 24

3. Clocks and resets

To provide dynamic power savings, the C1-Pro core supports hierarchical clock gating. It also supports Warm and Cold resets.

Each C1-Pro core has a single clock domain and receives a single clock input. This clock input is gated by an architectural clock gate in the CPU bridge.

In addition, the C1-Pro core implements extensive clock gating that includes:

- Regional clock gates to various blocks that can gate off portions of the clock tree
- Local clock gates that can gate off individual registers or banks of registers

The C1-Pro core receives the following reset signals from the C1-DynamiQ™ Shared Unit (DSU) side of the CPU bridge:

- A Warm reset for all registers in the core except for:
 - Some parts of the debug logic
 - Some parts of the trace logic
 - Reliability, Availability, and Serviceability (RAS) logic
- A Cold reset for the logic in the core, including the debug logic, trace logic, and RAS logic.

For a complete description of the clock gating and reset scheme of the core, see the following sections in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#):

- *Clocks and resets*
- *Power and reset control with Power Policy Units*

4. Power management

The C1-Pro core provides mechanisms to control both dynamic and static power dissipation.

The dynamic power management includes the following features:

- Hierarchical clock gating
- Per-core Dynamic Voltage and Frequency Scaling (DVFS)

The static power management includes the following features:


- Powerdown
- Dynamic retention, a low-power mode that retains the register and RAM state

4.1 Voltage and power domains

The C1-DynamlQ™ Shared Unit (DSU) Power Policy Units (PPUs) control power management for the C1-Pro core. The core supports one power domain, PDCORE, and one system power domain, PDCLUSTER. Similarly, it supports one core voltage domain, VCORE, and one cluster system voltage domain, VCLUSTER. The power domains and voltage domains have the same boundaries.

The PDCORE power domain contains all C1-Pro core logic and part of the core asynchronous bridge that belongs to the VCORE domain. The PDCLUSTER power domain contains the part of the CPU bridge that belongs to the VCLUSTER domain.

The following figure shows the C1-Pro core power domain and voltage domain. It also shows the cluster power domain and voltage domain that cover the system side of the CPU bridge.


Figure 4-1: C1-Pro core voltage domains and power domains

You can tie the VCORE and VCLUSTER voltage domains to the same supply if either:

- The core is configured to run synchronously with the C1-DSU sharing the same clock.
- The core is not required to support Dynamic Voltage and Frequency Scaling (DVFS).

In a cluster with multiple C1-Pro cores, there is one PDCORE<n> power domain per core, where n is the core instance number. If a core is not present, then the corresponding power domain is not present.

The following figure shows an example of the power domains with four C1-Pro cores in a cluster.

Figure 4-2: Core power domains in a cluster with four C1-Pro cores

Clamping cells between power domains are inferred through Unified Power Format (UPF) power intent files rather than instantiated in the RTL. For more information, see *Power management* in the *Arm® C1-Pro Core Configuration and Integration Manual*.

For detailed information on the C1-DSU cluster power domains and voltage domains, see *Power management* in the *Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual*.

4.2 Architectural clock gating modes

The `WFI`, `WFE`, `WFIIT`, and `WFET` instructions put the core into a low-power mode. These instructions architecturally disable the clock at the top of the clock tree. The core remains fully powered and retains the state.

4.2.1 Wait for Interrupt and Wait for Event

Wait for Interrupt (WFI) and Wait for Event (WFE) are features that put the core in a low-power state by disabling most of the core clocks, while keeping the core powered up. When the core is in WFI or WFE state, the input clock is gated externally to the core at the CPU bridge.

The logic uses a small amount of dynamic power to wake up the core from WFI or WFE low-power state. Other than this power use, the drawn power is reduced to static leakage current only.

When the core executes the `WFI`, `WFE`, `WFIT`, or `WFET` instruction, it waits for all instructions in the core, including explicit memory accesses, to retire before it enters a low-power state. The `WFI`, `WFE`, `WFIT`, and `WFET` instructions also ensure that store instructions have updated the cache or have been issued to the L3 memory system.



Note

Executing the `WFE` and `WFET` instructions when the event register is set does not cause entry into low-power state, but clears the event register.

The core exits the WFI or WFE state when one of the following events occurs:

- The core detects a reset.
- The core detects one of the architecturally defined WFI or WFE wakeup events.

WFI and WFE wakeup events can include physical and virtual interrupts.

For more information about entering low-power state and wakeup events, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

4.2.2 Low-power state behavior considerations

You must consider how certain events affect the Wait for Interrupt (WFI) and Wait for Event (WFE) low-power state behavior of the C1-Pro core.

While the core is in WFI or WFE state, the clocks in the core are temporarily enabled when any of the following events are detected:

- An access on the utility bus interface
- A Generic Interrupt Controller (GIC) CPU access
- A debug access through the Advanced Peripheral Bus (APB) interface
- A system snoop request that must be serviced by the core L1 data cache or the L2 cache
- A cache or Translation Lookaside Buffer (TLB) maintenance operation that must be serviced by the core L1 instruction cache, L1 data cache, L2 cache, or TLB



The core does not exit WFI or WFE state when the clocks are temporarily enabled.

For more information about WFI and WFE, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

4.3 Power control

The C1-DynamiQ™ Shared Unit (DSU) Power Policy Units (PPUs) control all core and cluster power mode transitions.

Each core has its own PPU to control its own core power domain.

In addition, there is a PPU for the cluster.

The PPUs control and request any change in power mode. The C1-Pro core then performs any actions necessary to reach the requested power mode. For example, the core might gate clocks, clean caches, or disable coherency before it accepts the request.

For more information about the PPUs for the cluster and the cores, see the following sections in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#):

- *Power management*
- *Power and reset control with Power Policy Units*

4.4 Core power modes

The C1-Pro core power domain has a defined set of power modes and corresponding legal transitions between these modes. The power mode of each core can be independent of other cores in a cluster.

The Power Policy Unit (PPU) of a core manages the transitions between the power modes for that core at the cluster level. For more information, see *Power management* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

The following table shows the supported C1-Pro core power modes.




Power modes that are not shown in the following table are not supported and must not occur. Deviating from the legal power modes can lead to **UNPREDICTABLE** results. You must comply with the dynamic power management and powerup and powerdown sequences described in [4.6 C1-Pro core powerup and powerdown sequence](#) on page 57.

Table 4-1: C1-Pro core power modes

Power mode	Short name	Power state
On	ON	The core is powered up and active.
Full retention	FULL_RET	<p>The core is in retention mode. In this mode, only power that is required to retain register and RAM state is available. The core is not operational.</p> <p>A core must be in Wait for Interrupt (WFI) or Wait for Event (WFE) low-power state before it enters this mode.</p>
Off	OFF	The core is powered down.
Emulated Off mode	OFF_EMU	<p>Emulated off mode permits you to debug the powerup and powerdown cycle without changing the software.</p> <p>In this mode, the core proceeds through all the powerdown steps, except:</p> <ul style="list-style-type: none"> • The clock is not gated and power is not removed when the core is powered down. • Only a Warm reset is asserted. The debug logic is preserved in the core and remains accessible by the debugger.
Debug recovery	DBG_RECOV	<p>The RAM and logic are powered up.</p> <p>This mode is for applying a Warm reset to the C1-DSU cluster, while preserving memory and Reliability, Availability, and Serviceability (RAS) registers for debug purposes. Both cache and RAS state are preserved when transitioning from DBG_RECOV to ON.</p> <p>Caution: This mode must not be used during normal system operation.</p>
Warm reset	WARM_RST	A Warm reset resets all state except for the trace logic and the debug and RAS registers.

The following figure shows the supported modes for the C1-Pro core power domain and the legal transitions between them.

Figure 4-3: C1-Pro core power mode transitions**Related information**

[4.2 Architectural clock gating modes](#) on page 49

[4.2.1 Wait for Interrupt and Wait for Event](#) on page 49

[4.4.4 Full retention mode](#) on page 54

4.4.1 On mode

In the On power mode, the C1-Pro core is on and fully operational.

The core can be initialized into the On mode. When a transition to the On mode is completed, all caches are accessible and coherent. Other than the normal architectural steps to enable caches, no additional software configuration is required.

4.4.2 Off mode

In the Off power mode, power is removed completely from the core and no state is retained.

In Off mode, all core logic and RAMs are off. The domain is inoperable and all core state is lost. On transition to Off mode, the L1 and L2 caches are disabled, cleaned, and invalidated. Also, the core is removed from coherency automatically.

A transition from Off mode to On mode applies a Cold reset to the core.

Attempted debug access or utility bus access to the core, when the core domain is off, returns an error response on the internal debug interface and utility bus. This error response indicates the core is unavailable. For more information, see *Utility bus* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).



The core-specific debug registers in the DebugBlock for External Debug Over Powerdown (EDOP) feature can be accessed while the core is in Off mode.

4.4.3 Emulated off mode

In Emulated off mode, all core domain logic and RAMs remain on. All Debug registers must retain their state and be accessible from the external debug interface. All other functional interfaces behave as if the core is in Off mode.

4.4.4 Full retention mode

Full retention mode is a dynamic retention mode that is controlled using the Power Policy Unit (PPU). On wakeup, full power to the core can be restored and execution can continue.

In Full retention mode, only power that is required to retain register and RAM state is available. The core is in retention state and is non-operational.

The core enters Full retention mode when all of the following conditions are met:

- The core is in Wait for Interrupt (WFI) or Wait for Event (WFE) low-power state.
- The retention timer has expired. For more information on setting the retention timer, see [A.4.42 IMP_CPUPWRCTLR_EL1, CPU Power Control Register](#) on page 380.
- The core clock is temporarily disabled for any reason stated in [4.2.2 Low-power state behavior considerations](#) on page 50.

The core exits Full retention mode when it detects any of the following events:

- A WFI or WFE wakeup event, as defined in the [Arm® Architecture Reference Manual for A-profile architecture](#).
- An event that requires the core clock to be temporarily enabled without exiting the WFI or WFE low-power state, as defined in [4.2.2 Low-power state behavior considerations](#) on page 50.

Related information

[4.2.1 Wait for Interrupt and Wait for Event](#) on page 49

4.4.5 Debug recovery mode

Debug recovery mode supports debug of external watchdog-triggered reset events, such as watchdog timeout.

By default, the core invalidates its caches when it transitions from Off mode or Emulated off mode to On mode. Using Debug recovery mode allows the L1 cache and L2 cache contents that were present before the reset to be observable after the reset. In this mode, the contents of the caches are retained and are not altered on the transition back to the On mode.

In addition to preserving the cache contents, Debug recovery mode supports preserving the Reliability, Availability, and Serviceability (RAS) state, but can only be preserved if starting from the on state. A transition to Debug recovery mode is made from any state, which puts the core into a Warm reset state. There is no external mechanism to apply a Warm reset mode other than programming the C1-DynamiQ™ Shared Unit (DSU) Power Policy Units (PPUs).

For more information on the C1-DSU PPU, see *The Power Policy Unit* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).



Debug recovery is strictly for debug purposes. It must not be used for functional purposes because correct operation of the caches is not guaranteed when entering this mode.

Debug recovery mode can occur at any time with no guarantee of the state of the core. A request of this type is accepted immediately, therefore its effects on the core, the C1-DSU cluster, or the wider system are **UNPREDICTABLE**, and a wider system reset might be required. In particular, any outstanding memory system transactions at the time of the reset might complete after the reset. The core is not expecting these transactions to complete after a reset, and might cause a system deadlock.

If the system sends a snoop to the C1-DSU cluster during Debug recovery mode, depending on the cluster state:

- The snoop might get a response and disturb the contents of the caches, or
- The snoop might not get a response and cause a system deadlock.

4.4.6 Warm reset mode

A Warm reset resets all states except for the trace logic, debug registers, and Reliability, Availability, and Serviceability (RAS) registers.



WARM_RST mode is strictly for debug purposes.

A Warm reset is applied to the C1-Pro core when the core Power Policy Unit (PPU) in the C1-DynamiQ™ Shared Unit (DSU) is programmed for WARM_RST mode.

WARM_RST mode is only expected to be used for resets triggered by a system level issue, such as a watchdog timeout.

WARM_RST mode can occur at any time with no guarantee of the state of the core. A request to transition to WARM_RST mode is accepted immediately. Therefore, its effects on the core, the DynamiQ™ cluster, or the wider system are **UNPREDICTABLE**, and a wider system reset might be required. For example, if there were any outstanding memory transactions at the time of the reset, these transactions might complete after the reset. Unless the system interconnect is also reset, the cluster will not expect these transactions to complete after the reset, and a system deadlock might occur.



Note

An alternative method for placing the core into Warm reset is to use the Arm®v8-A Reset Management Register, RMR_EL3. When the core runs in EL3, it requests a Warm reset of the core if you set the RMR_EL3.RR bit to 1. If RMR_EL3.RR is set to 1 before a WFI instruction is executed, then the core will request a Warm reset. The RMR_EL3.RR controlled Warm reset of the core is independent of the PPU WARM_RST power mode.

For more information about RMR_EL3, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

4.5 Performance and power management

The C1-Pro core implements Performance and Power Management (PPM) features that can be used to limit high activity events within the core, or trade off efficiency versus peak performance.

The PPM features supported by the C1-Pro core are:

- Maximum Power Mitigation Mechanism (MPMM)
- Performance Defined Power (PDP)

4.5.1 Maximum Power Mitigation Mechanism

Maximum Power Mitigation Mechanism (MPMM) is a power management feature that detects and limits high activity events, specifically high-power load-store events and vector unit instructions.

If the count of high-activity events exceeds a pre-defined threshold during an evaluation period, MPMM temporarily limits the rate of instruction execution and memory system transactions.

MPMM provides three gears that enable it to limit certain classes of workloads. Each MPMM gear limits workloads at a different level of aggressiveness, where gear 0 produces the most aggressive throttling and gear 2 the least aggressive. The Activity Monitoring Unit (AMU) provides metrics for each gear.

MPMM is not intended to limit workloads that operate close to typical power levels. The MPMM event detection and limiting are targeted to limit workloads that operate at significantly higher power levels than typical integer workloads.



MPMM must not be relied on as the only electrical safety mechanism. It is essentially a localized assistance mechanism that operates at the core level. MPMM is not a substitute for a coarse-grained emergency power reduction scheme, but it does minimize the likelihood of such a scheme being engaged. It is a first line of defense rather than a complete solution.

An external power controller can use these AMU metrics to budget System on Chip (SoC) power in the following ways:

- By limiting the number of cores that can execute higher activity workloads
- By switching to a different Dynamic Voltage and Frequency Scaling (DVFS) operating point

Related information

[A.11.6 IMP_CPUPPMCR_EL3, Global PPM Configuration Register](#) on page 634

[A.11.2 IMP_CPUMPMCR_EL3, Global MPMM Configuration Register](#) on page 626

[B.5.1 CPUPPMCR, Global PPM Configuration Register](#) on page 858

[B.5.2 CPUMPMCR, Global MPMM Configuration Register](#) on page 861

4.5.2 Performance Defined Power

Performance Defined Power (PDP) is a power management feature that trades off peak performance for a reduced power envelope on general workloads.

The PDP is configured using a level of aggressiveness among three possible values. When the level of aggressiveness is increased, the average workload power is reduced but it causes more performance loss, which varies by workload.

The PDP has an impact on:

- Core power reduction. The core power is reduced and the efficiency is increased.
- External memory system power reduction. Memory request bandwidth is modulated to reduce power in the memory system.

4.5.3 Dispatch block

In extreme core thermal or power conditions, you can temporarily halt forward progress of the core without stopping the clock.

A pin is provided on the C1-DSU boundary that can directly be used to force the core to stall for the duration that the pin is asserted. When the core is stalled, the dispatch of new instructions is stopped. However, instructions that have already been dispatched continue to execute and complete as normal.

4.6 C1-Pro core powerup and powerdown sequence

There is no specific sequence to power up the C1-Pro core or bring it into coherence after reset. To power down the core, you must follow a specific sequence.

To power down the C1-Pro core:

1. If required, save the state of the core to system memory to allow for retrieval of the core state during powerup.
2. If the C1-Pro core includes Scalable Matrix Extension (SME) functionality, ensure the C1-SME2 is properly disconnected by setting PSTATE.SM and PSTATE.ZA to 0. It will not be possible to power down until the core is fully disconnected from C1-SME2.
3. Disable interrupts to the core.
 - a. Disable the interrupt enable bits in the ICC_IGRPEN0_EL1 and ICC_IGPREN1_EL1 registers.
 - b. Set the GIC distributor wake-up request for the core using the GICR_WAKER register.
 - c. Read the GICR_WAKER register to confirm that the ChildrenAsleep bit indicates that the interface is inactive.
4. Disable the interrupt outputs from the Reliability, Availability, and Serviceability (RAS) registers or redirect the core RAS fault and error interrupt outputs to the system error manager.
5. Set the IMP_CPUPWRCTLR_EL1.CORE_PWRDN_EN bit to 1 to indicate to the power controller that a powerdown is requested.
6. Execute an `ISB` instruction.
7. Execute a `WFI` instruction. Once the `WFI` instruction is executed, the powerdown sequence cannot be interrupted except as shown in [Aborts to the powerdown sequence](#) on page 58.

After you have executed the `WFI` and subsequently received a powerdown request from the power controller, the hardware:

- Disables and cleans the core caches
- Removes the core from system coherency

Aborts to the powerdown sequence

When the IMP_CPUPWRCTLR_EL1.CORE_PWRDN_EN bit is set, executing a `WFI` instruction automatically masks interrupts and wakeup events in the core. Typically, applying a reset is the only way to wake up the core from the Wait for Interrupt (WFI) state. However, if any of the following events occur during the powerdown sequence, the core will abort the powerdown sequence and wake up from the WFI state:

The C1-SME2 is not properly disconnected

A RAS fault or error interrupt

If a Reliability, Availability, and Serviceability (RAS) fault or error interrupt is signaled from the core during the powerdown sequence, then the core denies the powerdown request to ensure that information about the fault is not lost. Software or firmware must clear the interrupt source in the RAS registers before it attempts to power down again.

Alternatively, the firmware can disable the RAS fault and error interrupt outputs before executing the powerdown WFI instruction to prevent faults from causing powerdown denial. However, any faults or errors detected during the powerdown sequence would then not be reported. Any records of the fault or error would be lost.

A pending interrupt is waiting to be serviced

If a pending interrupt is waiting to be serviced, the core might deny the powerdown request because of the COREWAKEREQUEST signal being asserted during the powerdown. The core cannot power down while the interrupt is pending. Interrupts must be re-enabled and the interrupt serviced before re-attempting powerdown.

Transient conditions exist that affect powerdown

The core might deny the powerdown request because of the transient conditions coming from the system during the powerdown sequence. These events are rare, and if the powerdown request is repeated it is likely to succeed.

To handle these cases, the firmware that executed the WFI instruction must be designed to cope with execution continuing after the WFI instruction. It might need to restore some state, re-enable interrupts, and hand back control to the operating system. If the software has handled any RAS faults reported, and has determined that there is no other reason to remain powered on, then it can restart the powerdown sequence, including saving the core state if required and disabling interrupts.

4.7 Debug over powerdown

The C1-Pro core supports debug over powerdown, which allows a debugger to retain its connection with the core even when powered down. This behavior enables debug to continue through powerdown scenarios rather than having to re-establish a connection each time the core is powered up.

The debug over powerdown logic is part of the DebugBlock in the C1-DynamiQ™ Shared Unit (DSU). The DebugBlock is external to the C1-DSU cluster and must remain powered on during the debug over powerdown process.

For more information, see *Debug* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

5. Memory management

The Memory Management Unit (MMU) translates an input address to an output address.

This translation is based on address mapping and memory attribute information that is available in the C1-Pro core internal registers and translation tables. The MMU also controls memory access permissions, memory ordering, and cache policies for each region of memory.

An address translation from an input address to an output address is described as a stage of address translation. The C1-Pro core can perform:

- Stage 1 translations that translate an input Virtual Address (VA) to an output Physical Address (PA) or Intermediate Physical Address (IPA).
- Stage 2 translations that translate an input IPA to an output PA.
- Combined stage 1 and stage 2 translations that translate an input VA to an IPA, and then translate that IPA to an output PA. The C1-Pro core performs translation table walks for each stage of the translation.

In addition to translating an input address to an output address, a stage of address translation also defines the memory attributes of the output address. With a two-stage translation, the stage 2 translation can modify the attributes that the stage 1 translation defines. A stage of address translation can be disabled or bypassed, and the cores can define memory attributes for disabled and bypassed stages of translation.

Each stage of address translation uses address translations and associated memory properties that are held in memory-mapped translation tables. Translation table entries can be cached into a Translation Lookaside Buffer (TLB). The translation table entries enable the MMU to provide fine-grained memory system control and to control the table walk hardware.

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

5.1 Memory Management Unit components

The C1-Pro core Memory Management Unit (MMU) includes several Translation Lookaside Buffers (TLBs), an L2 TLB, and a translation table prefetcher.

A TLB is a cache of recently executed page translations within the MMU. The C1-Pro core implements a two-level TLB structure. The L2 TLB stores all page sizes and is responsible for breaking down these pages into smaller pages when required for the L1 data TLB or L1 instruction TLB.

The following table describes the MMU components.

Table 5-1: MMU components

Component	Description
L1 instruction TLB	<ul style="list-style-type: none"> Located in the L1 instruction block Caches entries at the 4KB, 16KB, 64KB, or 2MB granularity of Virtual Address (VA) to Physical Address (PA) mapping only Fully associative 48 entries
L1 data TLB	<ul style="list-style-type: none"> Located in the L1 data block Caches entries at the 4KB, 16KB, 64KB, or 2MB granularity of VA to PA mappings only Fully associative 48 entries
L1 Statistical Profiling Extension (SPE) TLB	<ul style="list-style-type: none"> Located in the SPE block VA to PA translations of any page and block size 1 entry
L1 TRace Buffer Extension (TRBE) TLB	<ul style="list-style-type: none"> Located in the TRBE block VA to PA translations of any page and block size 1 entry
L2 TLB	<ul style="list-style-type: none"> Located in the MMU block Includes a walk cache functionality Made of two translation caches dedicated to specific translation levels: <ul style="list-style-type: none"> Small page TLB <ul style="list-style-type: none"> Stores the results of level 3 translations for pages of size 4KB, 16KB, or 64KB 6-way set associative without reduced area configured, 1536 entries 4-way set associative with reduced area configured, 1024 entries Medium page TLB <ul style="list-style-type: none"> Stores the results of level 2 translations for blocks of size 2MB, 32MB, or 512MB 4-way set associative 256 entries
Translation table prefetcher	<ul style="list-style-type: none"> Detects access to contiguous translation tables and prefetches the next one Can be disabled in the ECTLR register

TLB entries contain:

- A global indicator and an Address Space Identifier (ASID) to allow context switches without requiring the TLB to be invalidated
- A Virtual Machine Identifier (VMID) to allow virtual machine switches by the hypervisor without requiring the TLB to be invalidated

L1 TLB Functionality

A hit in the L1 instruction TLB returns the PA to the instruction cache for comparison. It also checks the access permissions to signal an Instruction Abort.

A hit in the L1 data TLB returns the PA to the data cache for comparison. It also checks the access permissions to signal a Data Abort.

A miss in the L1 data TLB that hits in the L2 TLB has a penalty compared to a hit in the L1 data TLB. This penalty can be increased depending on the arbitration of pending requests.

5.2 Translation Lookaside Buffer entry content

Translation Lookaside Buffer (TLB) entries store the context information required to facilitate a match and avoid the need for a TLB clean on a context or virtual machine switch.

Each TLB entry contains:

- A Virtual Address (VA)
- A Physical Address (PA)
- A set of memory properties that includes type and access permissions

Each TLB entry is associated with either:

- A particular Address Space Identifier (ASID)
- A global indicator

Each TLB entry also contains a field to store the Virtual Machine Identifier (VMID) in the entry applicable to accesses from EL0 and EL1. The VMID permits hypervisor virtual machine switches without requiring the TLB to be invalidated.

Related information

[5.4 Translation table walks](#) on page 63

5.3 Translation Lookaside Buffer match process

The Arm®v9.3-A architecture supports multiple Virtual Address (VA) spaces that are translated differently.

Each Translation Lookaside Buffer (TLB) entry is associated with a particular translation regime:

- Secure EL3
- Secure EL2
- Secure EL2 and EL0
- Non-secure EL2
- Non-secure EL2 and EL0
- Secure EL1 and EL0
- Non-secure EL1 and EL0

A TLB match entry occurs when the following conditions are met:

- Its VA[63:N], where N is \log_2 of the block size for the translation that is stored in the TLB entry, matches the requested address. VA[63:56] is used for the comparison only if address tagging is not enabled.
- Entry translation regime matches the current translation regime.
- The Address Space Identifier (ASID) matches the current ASID held in the TTBR0_ELx or TTBR1_ELx register associated with the target translation regime, or the entry is marked global.
- The Virtual Machine Identifier (VMID) matches the current VMID held in the VTTBR_EL2 register.

The ASID information is used for the purpose of TLB matching for entries using:

- The Secure EL1 and EL0 and Non-secure EL1 and EL0 translation regime
- The Secure EL2 and EL0 and Non-secure EL2 and EL0 translation regime

The VMID information is used for the purpose of TLB matching for entries using:

- The Secure EL1 and EL0 and Non-secure EL1 and EL0 translation regime, when EL2 is enabled.

5.4 Translation table walks

When the C1-Pro core generates a memory access, the Memory Management Unit (MMU) searches for the requested Virtual Address (VA) in the Translation Lookaside Buffers (TLBs). If it is not present, then it is a miss and the MMU proceeds by looking up the translation table during a translation table walk.

When the C1-Pro core generates a memory access, the MMU:


1. Performs a lookup for the requested VA, current Address Space Identifier (ASID), current Virtual Machine Identifier (VMID), and current translation regime in the relevant instruction or data L1 TLB.
2. If there is a miss in the relevant L1 TLB, then the MMU performs a lookup in the L2 TLB for the requested VA, current ASID, current VMID, and translation regime.
3. If there is a miss in the L2 TLB, then the MMU performs a hardware translation table walk.

Address translation is performed only when the MMU is enabled. It can also be disabled for a particular translation base register, in which case the MMU returns a Translation Fault.

You can program the MMU to make the accesses that are generated by translation table walks cacheable. This means that translation table entries can be cached in the L2 cache, the L3 cache, and external caches.

During a lookup or translation table walk, the access permission bits in the matching translation table entry determine whether the access is permitted. If the permission checks are violated, then the MMU returns a Permission Fault. For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

The following figure shows the TLB lookup process.

Figure 5-1: Translation table walks

In translation table walks, the descriptor is fetched from the L2 or external memory system.

Related information

- 6. [L1 instruction memory system](#) on page 69
- 7. [L1 data memory system](#) on page 72
- 8. [L2 memory system](#) on page 77

5.5 Hardware management of the Access flag and dirty state

The C1-Pro core includes the option to perform hardware updates to the translation tables.

This feature is enabled in TCR_ELx (where x is 1-3) and VTCR_EL2. To support hardware management of dirty state, translation table descriptors include the Dirty Bit Modifier (DBM) field.

The C1-Pro core supports hardware updates to the Access flag and to dirty state only when the translation tables are held in Inner Write-Back and Outer Write-Back Normal memory regions. If software requests a hardware update in a region that is not Inner Write-Back or Outer Write-Back Normal memory, then the C1-Pro core returns an abort with the following encoding:

- ESR_ELx.DFSC = 0b110001 for Data Aborts
- ESR_ELx.IFSC = 0b110001 for Instruction Aborts

5.6 Responses

Certain faults and aborts can cause an exception to be taken because of a memory access.

MMU responses

When one of the following operations is completed, the Memory Management Unit (MMU) generates a translation response to the requester:

- An L1 instruction or data Translation Lookaside Buffer (TLB) hit
- An L2 TLB hit
- A translation table walk

The responses from the MMU contain the following information:

- The Physical Address (PA) that corresponds to the translation
- A set of permissions
- Secure or Non-secure state information
- All the information that is required to report aborts

MMU aborts

The MMU can detect faults that are related to address translation and can cause exceptions to be taken to the core. Faults can include address size faults, translation faults, access flag faults, and permission faults.

External aborts

External aborts occur in the memory system and are different from aborts that the MMU detects. Normally, external memory aborts are rare. External aborts are caused by errors that are flagged by the external memory interfaces or are generated because of an uncorrected Error Correcting Code (ECC) error in the L1 data cache or L2 cache arrays.

External aborts are reported synchronously when they occur during:

- Translation table walks for instruction fetches, loads, and stores
- Load operations to Inner Write-Back, Outer Write-Back Normal Cacheable memory



The address captured in the Fault Address Register (FAR) is the target address of the instruction that generated the synchronous external abort.

External aborts are reported asynchronously when they occur during:

- Load operations to all memory locations other than Inner Write-Back, Outer Write-Back Normal memory when the access is not caused by a translation table walk
- Store operations to any memory type
- Cache maintenance, TLB invalidate, and instruction cache invalidate operations
- Atomic operations including `AtomicLd`, `AtomicSt`, `AtomicCAS`, and `AtomicSwap`

Misprogramming contiguous hints

When there is a descriptor that contains a set CH bit, the input Virtual Address (VA) address space must include all contiguous VAs contained in this block. The C1-Pro core treats the block as not causing a translation fault and disregards the value of the contiguous bit.

The VA address space is defined by:

- TCR_ELx.TxSZ for stage 1 translations
- VTCR_EL2.T0SZ for stage 2 translations

Conflict aborts

The C1-Pro core does not generate conflict abort exceptions.

When a TLB conflict is detected in the L1 TLB or L2 TLB, hardware automatically handles the conflict by invalidating the conflict entries.

5.7 Memory behavior and supported memory types

The C1-Pro core supports memory types defined in the Armv8-A architecture.

Device memory types have the following attributes:

G – Gathering

The capability to gather and merge requests together into a single transaction

R – Reordering

The capability to reorder transactions

E – Early Write Acknowledgment

The capability to accept early acknowledgment of write transactions from the interconnect



Note

In the following table, the n prefix means that the capability is not allowed for the memory type. For example, nGnRE means non-Gathering, non-Reordering, Early Write Acknowledgment.

The following table shows how memory types are supported in the C1-Pro core.

Table 5-2: Supported memory types

Memory type	Shareability	Inner Cacheability	Outer Cacheability	Notes
Device nGnRnE	Any	-	-	-
Device nGnRE	Any	-	-	-
Device nGRE	Any	-	-	-
Device GRE	Any	-	-	-
Normal	Any	Non-cacheable	Any	-

Memory type	Shareability	Inner Cacheability	Outer Cacheability	Notes
Normal	Any	Write-Through Cacheable	Any	Treated as Non-cacheable
Normal	Any	Write-Back Cacheable	Non-cacheable	Treated as Non-cacheable
Normal	Any	Write-Back Cacheable	Write-Through Cacheable	Treated as Non-cacheable
Normal	Non-shareable	Write-Back Cacheable	Write-Back Cacheable	Treated as Non-cacheable
Normal	Inner/Outer Shareable	Write-Back Cacheable	Write-Back Cacheable (No Allocate)	Treated as Write-Back Read and Write Allocate but the outer cacheability propagated to the C1-DynamiQ™ Shared Unit (DSU) is 0.
Normal	Inner/Outer Shareable	Write-Back Cacheable	Write-Back Cacheable (Allocate)	Treated as Write-Back Read and Write Allocate but the outer cacheability propagated to the C1-DSU is 1, therefore upgraded to Write and Read Allocate.



All accesses are treated as Outer Shareable in the C1-Pro core.

Some behaviors are simplified. For best performance, Arm does not recommend using the following memory types:

Write-Through

Memory that is marked as Write-Through is not cached on the data side and does not make coherency requests. On the instruction side, areas that are marked as Write-Through or Write-Back can be cached in the L1 instruction cache.

Mixed Inner and Outer Cacheability

Only memory that is marked as Inner and Outer Write-Back can be cached on the data side and make coherency requests. This rule applies to the memory type only, and not to the allocation hints. All caches within the C1-DSU cluster are treated as being part of the Inner Cacheability domain.

For more information about memory types, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

5.8 Page-based hardware attributes

The architecture defines Page-Based Hardware Attributes (PBHA) as an optional **IMPLEMENTATION DEFINED** feature. This section describes how the C1-Pro core implements PBHA.

PBHA allows software to set up to four bits in the translation tables, which are then propagated through the memory system with transactions and can be used in the system to control system components. The meaning of the bits is specific to the system design.

For information on how to set and enable the PBHA bits in the translation tables, see the [Arm® Architecture Reference Manual for A-profile architecture](#). When disabled, the PBHA value that is propagated on the bus is 0.

For memory accesses caused by a translation table walk, the IMP_ATCR_ELx and IMP_AVTCR_EL2 registers control the PBHA values.

PBHA combination between stage 1 and stage 2 on memory accesses

PBHA should always be considered as an attribute of the physical address. Enable of PBHA has a granularity of 1 bit, so this property is applied independently on each PBHA bit.

When stage 1 and stage 2 are enabled:

- If both stage 1 PBHA and stage 2 PBHA are enabled, the final PBHA is stage 2 PBHA.
- If stage 1 PBHA is enabled and stage 2 PBHA is disabled, the final PBHA is stage 1 PBHA.
- If stage 1 PBHA is disabled and stage 2 PBHA is enabled, the final PBHA is stage 2 PBHA.
- If both stage 1 PBHA and stage 2 PBHA are disabled, the final PBHA is defined to 0.

Mismatched aliases

If the same physical address is accessed through more than one virtual address mapping, and the PBHA bits are different in the mappings, then the results are **UNPREDICTABLE**. The PBHA value sent on the bus could be for either mapping.

6. L1 instruction memory system

The C1-Pro core L1 instruction memory system fetches instructions and predicts branches. It includes the L1 instruction cache, the L1 instruction Translation Lookaside Buffer (TLB), and the branch prediction unit.

The L1 instruction memory system provides an instruction stream to the decoder. To increase overall performance and reduce power consumption, the L1 instruction memory system uses dynamic branch prediction and instruction caching.

The following table shows the L1 instruction memory system features.

Table 6-1: L1 instruction memory system features

Feature	Description
L1 instruction cache	<ul style="list-style-type: none">• 32KB or 64KB• 4-way set associative• Physically Indexed, Physically Tagged (PIPT)• Optionally protected with parity
Cache line length	64 bytes
Cache policy	Pseudo-Least Recently Used (PLRU) cache replacement policy
Interface with L2 memory system	32 bytes per cycle interface



Note

The L1 instruction TLB also resides in the L1 instruction memory system. However, it is part of the Memory Management Unit (MMU) and is described in [5. Memory management](#) on page 60.

6.1 L1 instruction cache behavior

The L1 instruction cache is invalidated automatically at reset unless the core power mode is initialized to Debug Recovery.

In Debug recovery mode, the L1 instruction cache is not functional.

L1 instruction cache disabled behavior

Disabling the L1 instruction cache has no effect on the operation of the L1 instruction cache. Instructions can be cached into, and fetched from, the L1 instruction cache even when it is disabled. The software must take into account Non-cacheable accesses to ensure correct behavior. For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

If the L1 instruction cache is disabled, then all memory accesses caused by instruction fetches are performed using the Non-cacheable memory attribute. It means that instruction fetches might not

be coherent with caches in the same core or other cores. The software must take this into account by performing the appropriate cache maintenance operations.

L1 instruction cache maintenance

The cache maintenance operation can happen at any time, regardless of L1 status (disabled or enabled).

Related information

[4.4.5 Debug recovery mode](#) on page 54

6.2 L1 instruction cache Speculative memory accesses

Instruction fetches are Speculative and there can be several unresolved branches in the pipeline.

A branch instruction or exception in the code stream can cause a pipeline flush, discarding the currently fetched instructions. On instruction fetches, pages with Device memory type attributes are treated as Non-Cacheable Normal Memory.

To prevent instruction fetches, device memory pages must be marked with the translation table descriptor attribute bit eXecute Never (XN). The device and code address spaces must be separated in the physical memory map. This separation prevents Speculative fetches to read-sensitive devices when address translation is disabled.

If the L1 instruction cache is enabled and if the instruction fetches miss in the L1 instruction cache, then they can still look up in the L1 data cache. However, the lookup never causes an L1 data cache refill, regardless of the data cache enable status. The line is only allocated in the L2 cache, provided that the L1 instruction cache is enabled.

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

6.3 Program flow prediction

The C1-Pro core contains program flow prediction hardware, also known as branch prediction. Branch prediction increases overall performance and enhances power efficiency.

Program flow prediction is enabled when the Memory Management Unit (MMU) is enabled for the current Exception level. If program flow prediction is disabled, then all taken branches incur a penalty that is associated with cleaning the pipeline. If program flow prediction is enabled, then it predicts whether a conditional or unconditional branch is to be taken, as follows:

- For conditional branches, it predicts whether the branch is to be taken and the address that the branch goes to, known as the branch target address.
- For unconditional branches, it only predicts the branch target address.

Program flow prediction hardware contains the following functionality:

- A Branch Target Buffer (BTB) holding the branch target address of previously taken branches
- A Branch Prediction (BP) predictor that uses the previous branch history
- The return stack, including nested subroutine return addresses
- A static branch predictor
- An indirect branch predictor

Predicted and non-predicted instructions

Program flow prediction hardware predicts all branch instructions, and includes:

- Conditional branches
- Unconditional branches
- Return instructions
- Indirect branches

The following instructions are not predicted:

- Exception return instructions (including `ERET`, `ERETAA`, `ERETAB`)
- Supervisor call instructions
- Hypervisor call instructions
- Secure Monitor call instructions

Return stack

The return stack stores the return address of procedure call instructions. This address should be equal to the value written in the Link Register (X30) by these instructions.

Any of the following instructions causes a return stack push:

- `BL`
- `BLR`
- `BLRAA`
- `BLRAAZ`
- `BLRAB`
- `BLRABZ`

Any of the following instructions cause a return stack pop:

- `RET`
- `RETAA`
- `RETAB`

7. L1 data memory system

The C1-Pro core L1 data memory system executes load and store instructions. It services memory coherency requests and specific instructions such as atomics, cache maintenance operations, and memory tagging instructions. The L1 data memory system includes the L1 data cache and the L1 data Translation Lookaside Buffer (TLB).

The following table shows the L1 data memory system features.

Table 7-1: L1 data memory system features

Feature	Description
L1 data cache	<ul style="list-style-type: none">32KB or 64KB4-way set associative, 16 banksVirtually Indexed, Physically Tagged (VIPT) behaving as Physically Indexed, Physically Tagged (PIPT)Optionally protected with Error Correcting Code (ECC)
Cache line length	64 bytes
Cache policy	Pseudo-Least Recently Used (PLRU) cache replacement policy
Interface with integer execute pipeline and vector execute	<ul style="list-style-type: none">3×64-bit read paths and 4×64-bit write paths for the integer execute pipeline2×128-bit write paths and 3×128-bit read paths for the vector execute



The L1 data TLB also resides in the L1 data memory system. However, it is part of the Memory Management Unit (MMU) and is described in [5. Memory management](#) on page 60.

7.1 L1 data cache behavior

The L1 data cache is invalidated automatically at reset unless the core power mode is initialized to Debug recovery mode.

In Debug recovery mode, the caches are not guaranteed to be functional and should not be enabled.

There is no operation to invalidate the entire data cache. If software requires this function, then it must be constructed by iterating over the cache geometry and executing a series of individual invalidates by set/way instructions.

The `DC_CISW` instruction always performs both a clean and invalidate of the target set/way. The values of `HCR_EL2.SWIO` have no effect. For more information about `DC_CISW` and `HCR_EL2`, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Data Cacheability disabled behavior

If the data Cacheability is disabled, then:

- A new line is not allocated in the L2 or L3 caches as a result of a load instruction.
- All load and store instructions to cacheable memory are treated as Non-cacheable.
- Data cache maintenance operations continue to execute normally.

The L1 data and L2 caches cannot be disabled independently. When a core disables the L1 data cache, cacheable memory accesses issued by that core are no longer cached in the L1 or L2 cache.

To maintain data coherency between multiple cores, the C1-Pro core uses the Modified Exclusive Shared Invalid (MESI) protocol.



The way that cache indices are determined means that there is no direct relationship between the Physical Address (PA) and set number. You cannot use targeted operations that assume a relationship between the PA and set number. To flush the entire cache, you must perform set and way maintenance operations over the number of sets and ways described in CCSIDR_EL1 for that cache.

Related information

[4.4.5 Debug recovery mode](#) on page 54

7.2 Write streaming mode

The C1-Pro core supports write streaming mode, sometimes referred to as read allocate mode, both for the L1 and the L2 cache.

A cache line is allocated to the L1 or L2 cache on either a read miss or a write miss. However, writing large blocks of data can pollute the cache with unnecessary data. It can also waste power and performance when a linefill is performed only to discard the linefill data because the entire line gets overwritten by subsequent writes (for example using `memset()` or `memcpy()`). In some situations, cache line allocation on writes is not required. For example, when executing the C standard library `memset()` function to clear a large block of memory to a known value.

To prevent unnecessary cache line allocation, the memory system detects when the core has written a sequence of full cache lines. If this situation is detected on a configurable number of consecutive linefills, then it switches into write streaming mode.

When in write streaming mode, load operations behave as normal, and can still cause linefills. Writes still look up in the cache, but if they miss, then they write out to the L2 or L3 cache rather than starting a linefill.

The write streaming mode remains enabled until either:

- It detects a cacheable write burst that is not a full cache line.

- There is a subsequent load operation that targets the same line as an outstanding write stream.

When a C1-Pro core has switched to write streaming mode, the memory system continues to monitor the bus traffic. It signals to the L2 or L3 cache to go into write streaming mode when it observes a further number of full cache line writes.

The write streaming threshold defines the number of consecutive cache lines that are fully written without being read before store operations stop causing cache allocations. You can configure the write streaming threshold for each cache (L1, L2, and L3) by writing the register [A.4.34 IMP_CPUECTLR_EL1, CPU Extended Control Register](#) on page 356.

7.3 Atomic instruction implementation in the L1 data memory system

The C1-Pro core supports the atomic instructions added in the Arm®v8.1-A architecture.

Atomic instructions to Cacheable memory can be performed as either near atomics or far atomics, the C1-Pro core performs these instructions as near atomics by default.

Alternatively, IMP_CPUECTLR2_EL1 can be programmed so that depending on the system behavior, some atomic instructions attempt to execute as far atomics.

When executed as far atomics, the atomic is passed on to the interconnect to perform the operation. If the operation hits anywhere inside the cluster, or if an interconnect does not support atomics, then the L3 memory system performs the atomic operation. If the line is not already there, it allocates the line into the L3 cache.

When Memory Tagging Extension (MTE) is enabled with precise checking, all checked atomics are performed near.

The C1-Pro core supports atomics to Device or Non-cacheable memory. However, this relies on the interconnect also supporting atomics. If such an atomic instruction is executed when the interconnect does not support them, then it results in an abort.

7.4 Memory operations in the L1 data memory system

FEAT_MOPS is an Arm®v8.8-A feature that provides memory operation standardization.

The C1-Pro core supports instructions that are optimized for the `memcpy()`, `memset()`, and `memmove()` family of functions. These instructions enable a standard optimized implementation across different microarchitectures. For more information about these instructions, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Related information

[7.2 Write streaming mode](#) on page 73

7.5 Internal exclusive monitor

The C1-Pro core includes an internal exclusive monitor with a 2-state, open and exclusive state machine that manages Load-Exclusive and Store-Exclusive accesses and Clear-Exclusive (CLREX) instructions.

You can use these instructions to construct semaphores, ensuring synchronization between different processes running on the core, and also between different cores that are using the same coherent memory locations for the semaphore. A Load-Exclusive instruction tags a small block of memory for exclusive access. CTR_ELO defines the size of the tagged blocks as 16 words, one cache line.



A Load-Exclusive or Store-Exclusive instruction is an instruction that has a mnemonic starting with `LDX`, `LDAX`, `STX`, or `STLX`.

For more information on these instructions, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

For more technical reference and register information, see [A.6.4 CTR_ELO, Cache Type Register](#) on page 448.

7.6 Data prefetching

Data prefetching can boost execution performance by fetching data before it is needed.

Preload instructions

For cases that cannot be handled efficiently by data prefetchers, the C1-Pro core supports the AArch64 prefetch memory instructions, `PRFM`.

These instructions signal to the memory system that memory accesses from a specified address are likely to occur soon. The memory system takes actions that aim to reduce the latency of memory accesses when they occur.

`PRFM` instructions perform a lookup in the cache. If they miss and the memory accesses are to a cacheable address, then a linefill starts. However, a `PRFM` instruction retires when its linefill is started, and it does not wait until the linefill is complete.

For more information on prefetch memory and preloading caches, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Hardware data prefetcher

The load/store unit includes hardware prefetcher engines that are responsible for generating prefetches targeting L1, L2 and L3 caches. Specifically, the prefetch engine in the L1 memory subsystem targets the L1, and L2 cache. The prefetch engine in the L2 memory subsystem targets the L2 and L3 cache. The load side prefetcher uses the Virtual Address (VA) and the Program Counter (PC). The store side prefetcher uses the VA only.

The CPUECTLR registers allow control over some aspects of the prefetcher behavior. For more information, see:

- [A.4.34 IMP_CPUECTLR_EL1, CPU Extended Control Register](#) on page 356
- [A.4.32 IMP_CPUECTLR2_EL1, CPU Extended Control Register](#) on page 341

Data cache zero

In the C1-Pro core, the Data Cache Zero by Virtual Address (`DC ZVA`) instruction sets a 64-byte block of memory, which is aligned to 64 bytes, to zero.

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

8. L2 memory system

The C1-Pro core L2 memory system connects the core with the C1-DynamIQ™ Shared Unit (DSU) through the CPU bridge. It includes the private L2 cache.

The L2 cache is unified and private to each C1-Pro core in a cluster.

The L2 memory system includes data prefetcher engines that use the Virtual Address (VA) and the Program Counter (PC). The different engines are able to prefetch data in the L2 cache.

The following table shows the L2 memory system features.

Table 8-1: L2 memory system features

Feature	Description
L2 cache	<ul style="list-style-type: none"> 128KB, 256KB, 512KB, or 1024KB 8-way set associative, 2 banks Physically Indexed, Physically Tagged (PIPT) Optionally protected with Error Correcting Code (ECC)
Cache line length	64 bytes
Cache policy	Dynamic biased cache replacement policy
Interface with the C1-DynamIQ™ Shared Unit (DSU)	One CHI Issue E compliant interfaces with 256-bit read and write channel widths

8.1 L2 cache

The integrated L2 cache handles both instruction and data requests from the instruction and data side, as well as translation table walk requests.

The L1 instruction cache and L2 cache are weakly inclusive. Instruction fetches that miss in the L1 instruction cache and L2 cache allocate both caches. However, the invalidation of the L2 cache does not cause back-invalidates of the L1 instruction cache.

The L1 data cache and L2 cache are strictly exclusive. Any data contained in the L1 data cache is never present in the L2 cache.

The L2 cache is invalidated automatically at reset unless the core power mode is initialized to Debug recovery mode.



Note

The way that cache indices are determined means that there is no direct relationship between the Physical Address (PA) and set number. You cannot use targeted operations that assume a relationship between the PA and set number. To flush the entire cache, you must perform set and way maintenance operations

over the number of sets and ways described in CCSIDR_EL1 for that cache. This operation is compliant with the Arm®v8-A architecture.

Related information

4.4.5 [Debug recovery mode](#) on page 54

8.2 Support for memory types

The C1-Pro core simplifies coherency logic by downgrading some memory types.

Memory that is marked as both Inner Write-Back Cacheable and Outer Write-Back Cacheable is cached in the L1 data cache and the L2 cache.

Memory that is marked as Inner Write-Through is downgraded to Non-cacheable.

Memory that is marked Outer Write-Through or Outer Non-cacheable is downgraded to Non-cacheable, even if the inner attributes are Write-Back Cacheable.

The additional attribute hints are used as follows:

Allocation hint

Allocation hints help to determine the rules of allocation of newly fetched lines in the system.

Transient hint

Lines that are marked as transient are not allocated in downstream caches when they are evicted from the L1 cache, and they behave the same as non-transient lines in all other situations.

8.3 Transaction capabilities

The interface between the C1-Pro core L2 memory system and the C1-DynamlQ™ Shared Unit (DSU) provides transaction capabilities for the core.

The following table shows the maximum possible values for read, write, Distributed Virtual Memory (DVM) issuing, and snoop capabilities of the C1-Pro core L2 cache.

Table 8-2: C1-Pro core transaction capabilities

Attribute	Maximum value	Description
Write issuing capability	124	This is the maximum number of outstanding write transactions for memory that is cacheable, Non-cacheable, and Device GRE/nGRE.
	62	This is the maximum number of outstanding write transactions for memory that is Device nGnRE and nGnRnE.
Read issuing capability	60	This is the maximum number of outstanding read transactions for memory that is cacheable, Non-cacheable, and Device GRE/nGRE.

Attribute	Maximum value	Description
	30	This is the maximum number of outstanding read transactions for memory that is Device nGnRE and nGnRnE.
Snoop acceptance capability	64	This is the maximum number of outstanding snoops accepted.
DVM issuing capability	30	This is the maximum number of outstanding DVM operation transactions.

For information on the different memory types, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

9. Direct access to internal memory

The C1-Pro core provides a mechanism to read the internal memory that the L1 caches, L2 cache, and Translation Lookaside Buffer (TLB) structures use through **IMPLEMENTATION DEFINED** System registers. When the coherency between the cache data and the system memory data is broken, you can use this mechanism to investigate any issues.

Direct access to internal memory is available only in EL3. In all other exception levels, executing these instructions results in an Undefined Instruction exception.

You can access the contents of the internal memory using the twelve Read-Only (RO) System registers in [Table 9-1: System registers used to access internal memory](#) on page 80. The internal memory is selected by programming the **IMPLEMENTATION DEFINED** RAMINDEX system instruction using the following `sys` instruction:

```
SYS #6, C15, C0, #0, <Xt>
```

For more information on the RAMINDEX register, see [A.13.1 RAMINDEX, RAMINDEX system instruction](#) on page 659. The data is read from the read-only System registers as shown in the following table.



Note

- All the System registers are RO and 64-bits wide
- For the register reset value, see the individual bit resets
- Any access to the data registers returns data
- Click the register name for details on the returned data format

Table 9-1: System registers used to access internal memory

Register name	Description	Access encoding
IMP_ISIDE_DATA0_EL3	Instruction Data register 0	MRS <Xt>, S3_6_C15_C0_0
IMP_ISIDE_DATA1_EL3	Instruction Data register 1	MRS <Xt>, S3_6_C15_C0_1
IMP_ISIDE_DATA2_EL3	Instruction Data register 2	MRS <Xt>, S3_6_C15_C0_2
IMP_DSIDE_DATA0_EL3	L1D Data register 0	MRS <Xt>, S3_6_C15_C1_0
IMP_DSIDE_DATA1_EL3	L1D Data register 1	MRS <Xt>, S3_6_C15_C1_1
IMP_DSIDE_DATA2_EL3	L1D Data register 2	MRS <Xt>, S3_6_C15_C1_2
IMP_L2_DATA0_EL3	L2 Data register 0	MRS <Xt>, S3_6_C15_C1_3
IMP_L2_DATA1_EL3	L2 Data register 1	MRS <Xt>, S3_6_C15_C1_5
IMP_L2_DATA2_EL3	L2 Data register 2	MRS <Xt>, S3_6_C15_C1_4
IMP_MMU_DATA0_EL3	TLB Data register 0	MRS <Xt>, S3_6_C15_C0_3
IMP_MMU_DATA1_EL3	TLB Data register 1	MRS <Xt>, S3_6_C15_C0_4
IMP_MMU_DATA2_EL3	TLB Data register 2	MRS <Xt>, S3_6_C15_C0_5

9.1 L1 cache encodings

Both the L1 data and instruction caches are 4-way set associative.

The size of the configured cache determines the number of sets in each way. The encoding that is used to locate the cache data entry for tag and data memory is set in x_n in the appropriate `sys` instruction. It is similar for both the tag and data RAM access.

The following tables show the encodings required for locating and selecting a given cache line.

Table 9-2: C1-Pro L1 instruction cache tag location encoding for 64KB and 32KB

Bit field of X_n	Description
[31:24]	RAMID = 0x00
[23:20]	Reserved
[19:18]	Way
[17:14] (64KB) [17:13] (32KB)	Reserved
[13:6] (64KB) [12:6] (32KB)	Virtual Address bits[13:6] (64KB) Virtual Address bits[12:6] (32KB)
[5:0]	Reserved

Table 9-3: C1-Pro L1 instruction cache data location encoding for 64KB and 32KB

Bit field of X_n	Description
[31:24]	RAMID = 0x01
[23:20]	Reserved
[19:18]	Way
17	Reserved
[16:14]	Virtual Address bits[5:3]
13 (32KB)	Reserved
[13:6] (64KB) [12:6] (32KB)	Virtual Address bits[13:6] (64KB) Virtual Address bits[12:6] (32KB)
[5:0]	Reserved

Table 9-4: C1-Pro L1 data cache tag location encoding for 64KB and 32KB

Bit field of X_n	Description
[31:24]	RAMID = 0x08
[23:20]	Reserved
[19:18]	Way

Bit field of Xn	Description
[17:16]	Bank selection 0b00 Tag RAM 0 0b01 Tag RAM 1 0b10 Tag RAM 2
[15:14] (64KB) [15:13] (32KB)	Reserved
[13:6] (64KB) [12:6] (32KB)	Virtual Address bits[13:6] (64KB) Virtual Address bits[12:6] (32KB)
[5:0]	Reserved

Table 9-5: C1-Pro L1 data cache data location encoding for 64KB and 32KB

Bit field of Xn	Description
[31:24]	RAMID = 0x09
[23:20]	Reserved
[19:18]	Way
[17:16]	Virtual Address bits[5:4]
[15:14] (64KB) [15:13] (32KB)	Unused
[13:6] (64KB) [12:6] (32KB)	Virtual Address bits[13:6] (64KB) Virtual Address bits[12:6] (32KB)
[5:0]	Reserved

9.1.1 L1 RAM returned data

For each register, any access to the L1 RAM returns data.

Click the register name in the following table for details on the returned data format.

Table 9-6: Generic system control register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
IMP_ISIDE_DATA0_EL3	3	C15	6	C0	0	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 0
IMP_ISIDE_DATA1_EL3	3	C15	6	C0	1	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 1
IMP_ISIDE_DATA2_EL3	3	C15	6	C0	2	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 2
IMP_DSIDE_DATA0_EL3	3	C15	6	C1	0	See individual bit resets.	64-bit	RAMINDEX L1D Data register 0
IMP_DSIDE_DATA1_EL3	3	C15	6	C1	1	See individual bit resets.	64-bit	RAMINDEX L1D Data register 1
IMP_DSIDE_DATA2_EL3	3	C15	6	C1	2	See individual bit resets.	64-bit	RAMINDEX L1D Data register 2

9.2 L2 cache encodings

The L2 cache is 8-way set associative.

The size of the configured cache determines the number of sets in each way. The encoding that is used to locate the cache data entry for tag and data memory is set in x_n in the appropriate `sys` instruction. It is similar for both the tag and data RAM access.

The following tables show the encodings required for locating and selecting a given cache line.

Table 9-7: C1-Pro L2 cache tag location encoding for 1024KB (<n> = 16), 512KB (<n> = 15), 256KB (<n> = 14), and 128KB (<n> = 13)

Bit field of X_n	Description
[31:24]	RAMID = $0x10$
[23:21]	Reserved
[20:18]	Way
[17:<n>+1]	Reserved
[<n>:7]	Physical Address bits[<n>:7]
[6]	Superbank - Physical Address bit[6]
[5:0]	Reserved

Table 9-8: C1-Pro L2 cache data location encoding for 1024KB (<n> = 16), 512KB (<n> = 15), 256KB (<n> = 14), and 128KB (<n> = 13)

Bit field of X_n	Description
[31:24]	RAMID = $0x11$
[23:21]	Reserved
[20:18]	Way
[17:<n>+1]	Reserved
[<n>:7]	Physical Address bits[<n>:7]
[6]	Superbank - Physical Address bit[6]
[5:4]	16B granule inside the line
[3:0]	Reserved

9.2.1 L2 RAM returned data

For each register, any access to the L2 RAM returns data.

Click the register name in the following table for details on the returned data format.

Table 9-9: Generic system control register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
IMP_L2_DATA0_EL3	3	C15	6	C1	3	See individual bit resets.	64-bit	RAMINDEX L2 Data register 0
IMP_L2_DATA2_EL3	3	C15	6	C1	4	See individual bit resets.	64-bit	RAMINDEX L2 Data register 2

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
IMP_L2_DATA1_EL3	3	C15	6	C1	5	See individual bit resets.	64-bit	RAMINDEX L2 Data register 1

9.3 L2 TLB encodings

The L2 TLB RAM for Translation Cache for small pages (TCSP) is 6-way set associative, and the L2 TLB RAM for Translation Cache for medium pages (TCMP) is 4-way set associative.

The following tables show the encodings required for locating and selecting a given cache line.

Table 9-10: C1-Pro L2 TLB location encoding

Bit field of Xn	Description
[31:24]	RAMID = 0x18
[23:20]	Reserved
[19:16]	<ul style="list-style-type: none"> TCSP: Way (0-5) TCMP: Way (0-3)
[15:13]	Reserved
12	Array 0b0 TCSP 0b1 TCMP
[11:8]	Reserved
[7:0]	<ul style="list-style-type: none"> TCSP: Index (0-255) TCMP: Index (0-63)

9.3.1 L2 TLB RAM returned data

For each register, any access to the L2 TLB RAM returns data.

Click the register name in the following table for details on the returned data format.

Table 9-11: Generic system control register summary

Name	Op0	CRn	Op1	CRm	Op2	Reset	Width	Description
IMP_MMU_DATA0_EL3	3	C15	6	C0	3	See individual bit resets.	64-bit	RAMINDEX TLB Data register 0
IMP_MMU_DATA1_EL3	3	C15	6	C0	4	See individual bit resets.	64-bit	RAMINDEX TLB Data register 1
IMP_MMU_DATA2_EL3	3	C15	6	C0	5	See individual bit resets.	64-bit	RAMINDEX TLB Data register 2

10. RAS extension support

The C1-Pro core supports the Reliability, Availability, and Serviceability (RAS) Extension, including all extensions up to Arm®v9.3-A.

In particular, the C1-Pro core supports these RAS Extension features:

- Fault Handling Interrupts (FHIs)
- Error Recovery Interrupts (ERIs)
- Poison attribute on bus transfers
- Cache protection with Single Error Detect (SED) parity on the functional RAMs that only contain clean data. This includes the L1 instruction cache tag, L1 instruction cache data, and the Memory Management Unit (MMU) RAMs.
- Cache protection with Single Error Correct, Double Error Detect (SECDED), Error Correcting Code (ECC) on the functional RAMs that contain dirty data. This includes the L1 data cache tag, L1 data cache data, L2 cache tag, L2 cache data, and the L2 Transaction Queue (TQ) RAMs.
- Error Data Record registers to help software perform recovery actions
- Error injection capabilities to facilitate software and system debug
- The Error Synchronization Barrier (ESB) instruction to synchronize unrecoverable errors. When an `esb` instruction is executed, the core ensures that all SError interrupts that are generated by instructions before the `esb` are either taken or deferred. If the core cannot take the interrupt, it records the interrupt in the Deferred Interrupt Status Register DISR_EL1. For more information on DISR_EL1, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Fault detection features are included in groups within the C1-DSU cluster and the C1-Pro core. Each group of fault detection features is referred to as a node. You can access each node by using either the System registers or the utility bus. The following nodes are implemented in the C1-Pro core and the C1-DSU cluster:

- Node 0 includes the shared L3 memory system in the C1-DynamiQ™ Shared Unit (DSU).
- Node 1 includes the private L1 memory system, L2 memory system, and the MMU/TLB in the core.
- When the C1-Pro core is configured with Scalable Matrix Extension (SME) support, Node 2 includes the C1-SME2 memory system, context, and prefetcher memories.
- When the C1-Pro core is configured with SME support and two C1-SME2 units are implemented in the cluster, Node 3 includes the memory system, context, and prefetcher memories for the second C1-SME2 instance.

For more information on the architectural RAS Extension and the definition of a node, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

For information on the node that includes the shared L3 memory system, see *RAS extension support* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

For more information on C1-SME2, see the [Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual](#).

10.1 Cache protection behavior

The configuration of the Reliability, Availability, and Serviceability (RAS) Extension that is implemented in the C1-Pro core includes cache protection. In this case, the C1-Pro core protects against errors that result in a RAM bitcell holding the incorrect value.

If there are multiple single-bit errors in different RAMs, or within different protection granules within the same RAM, then the core also remains functionally correct.

If there is a double-bit error in a single RAM within the same protection granule, then the behavior depends on the RAM:

- For RAMs with Single-bit Error Correct, Double-bit Error Detect (SECCDED) capability, the core detects, and either reports or defers the error. If the error is in a cache line containing dirty data, then that data might be lost.
- For RAMs with only Single-bit Error Detect (SED), the core does not detect a double-bit error, which might cause data corruption.

If there are errors that are three or more bits within the same protection granule, the core might or might not detect the errors. Whether the core detects the errors or not depends on the RAM and the position of the errors within the RAM.

The cache protection feature of the core has a minimal performance impact when no errors are present.

10.2 Error containment

The C1-Pro core supports error containment for data errors. This means that detected data errors are not silently propagated. Data errors are deferred using data poisoning to ensure that you are aware of the error.

The following error types are not containable:

- Uncorrectable L1 data cache tag errors
- Uncorrectable L1 data cache dirty errors
- Uncorrectable L2 cache tag errors

Error containment also implies support for poisoning if there is a double error on an eviction. This ensures that the error of the associated data is reported when it is consumed.

Support for the Error Synchronization Barrier (ESB) instruction in the core also allows further isolation of imprecise exceptions that are reported when poisoned data is consumed.

10.3 Fault detection and reporting

When the C1-Pro core detects a fault, it raises a Fault Handling Interrupt (FHI) exception or an Error Recovery Interrupt (ERI) exception through the fault or the error signals. FHIs and ERIs are reflected in the Reliability, Availability, and Serviceability (RAS) registers, which are updated in the node that detects the errors.

Fault handling interrupts

When `ERROCTLR.FI` is set, all detected Deferred errors, Uncorrected errors, and overflows of the corrected error counters generate an FHI. When `ERROCTLR.CFI` is set, all detected Corrected errors also generate an FHI.

FHIs from core *n* are signaled using `nCOREFAULTIRQ[n]`.

Error recovery interrupts

When `ERROCTLR.UI` is set, all detected Uncorrected errors that are not deferred generate an ERI.

ERIs from core *n* are signaled using `nCOREERRIRQ[n]`.

Related information

[B.7 External RAS registers summary](#) on page 1139

[B.7.2 ERROCTLR, Error Record <n> Control Register](#) on page 1144

[B.7.3 ERROSTATUS, Error Record <n> Primary Status Register](#) on page 1147

10.4 Error detection and reporting

When the C1-Pro core consumes an error, it raises different exceptions depending on the error type.

The C1-Pro core might raise:

- A Synchronous External Abort (SEA)
- An Asynchronous External Abort (AEA)
- An Error Recovery Interrupt (ERI)

10.4.1 Error reporting and performance monitoring

All memory errors detected by Error Correcting Code (ECC) or parity errors trigger the `MEMORY_ERROR` event.

The Performance Monitoring Unit (PMU) event counters count the `MEMORY_ERROR` event if it is selected and the counter is enabled.

In Secure state, the MEMORY_ERROR event is counted only if MDCR_EL3.SPME is asserted. For a description of MDCR_EL3, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

Related information

[17.1 Common performance monitoring unit events](#) on page 119

10.5 Error injection

Error injection consists of inserting an error in the error detection logic to verify the error handling software.

Error injection uses the error detection and reporting registers to insert errors. The C1-Pro core can inject the following error types:

Corrected errors

A Corrected Error (CE) is generated for a single-bit Error Correcting Code (ECC) error injection.

Deferred errors

A Deferred Error (DE) is generated for a double-bit ECC error injection.

Uncontainable errors

An Uncontainable Error (UC) is generated for a uncontainable error injection.

The C1-Pro core supports the ERXPFGF_EL1.NA bit, meaning that error and fault injections are generated without performing a memory access. For more information about ERXPFGF_EL1.NA, see [B.7.8 ERROPFGF, Error Record <n> Pseudo-fault Generation Feature Register](#) on page 1169.

An error can be injected immediately or when a 32-bit counter reaches zero. You can control the value of the counter through the Error Pseudo-fault Generation Countdown Register, ERR1PFGCDN. The value of the counter decrements on a per clock cycle basis. For more information about ERR1PFGCDN, see the [Arm® Architecture Reference Manual for A-profile architecture](#).



Error injection is a separate source of error within the system and does not create hardware faults.

10.6 AArch64 RAS registers

The following summary table provides an overview of all RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 10-1: RAS registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DISR_EL1	3	0	C12	C1	1	See individual bit resets.	64-bit	Deferred Interrupt Status Register
ERRIDR_EL1	3	0	C5	C3	0	See individual bit resets.	64-bit	Error Record ID Register
ERRSELR_EL1	3	0	C5	C3	1	See individual bit resets.	64-bit	Error Record Select Register
ERXADDR_EL1	3	0	C5	C4	3	See individual bit resets.	64-bit	Selected Error Record Address Register
ERXCTLR_EL1	3	0	C5	C4	1	See individual bit resets.	64-bit	Selected Error Record Control Register
ERXFR_EL1	3	0	C5	C4	0	See individual bit resets.	64-bit	Selected Error Record Feature Register
ERXMISCO_EL1	3	0	C5	C5	0	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 0
ERXMISC1_EL1	3	0	C5	C5	1	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 1
ERXMISC2_EL1	3	0	C5	C5	2	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 2
ERXMISC3_EL1	3	0	C5	C5	3	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 3
ERXPFGCDN_EL1	3	0	C5	C4	6	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Countdown Register
ERXPFGCTL_EL1	3	0	C5	C4	5	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Control Register
ERXPFGF_EL1	3	0	C5	C4	4	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Feature Register
ERXSTATUS_EL1	3	0	C5	C4	2	See individual bit resets.	64-bit	Selected Error Record Primary Status Register
VDISR_EL2	3	4	C12	C1	1	See individual bit resets.	64-bit	Virtual Deferred Interrupt Status Register
VSESR_EL2	3	4	C5	C2	3	See individual bit resets.	64-bit	Virtual SError Exception Syndrome Register

10.7 External Core RAS registers

The following summary table provides an overview of all memory-mapped RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 10-2: RAS registers summary

Offset	Name	Reset	Width	Description
0x0	ERROFR	See individual bit resets.	64-bit	Error Record <n> Feature Register
0x8	ERROCTLR	See individual bit resets.	64-bit	Error Record <n> Control Register
0x10	ERROSTATUS	See individual bit resets.	64-bit	Error Record <n> Primary Status Register
0x20	ERROMISCO	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 0
0x28	ERROMISC1	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 1
0x30	ERROMISC2	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 2
0x38	ERROMISC3	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 3
0x800	ERR0PFGF	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Feature Register
0x808	ERR0PFGCTL	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Control Register
0x810	ERR0PFGCDN	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Countdown Register
0xE00	ERRGSR	See individual bit resets.	64-bit	Error Group Status Register
0xE10	ERRIIDR	See individual bit resets.	32-bit	Implementation Identification Register
0xFA8	ERRDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFBC	ERRDEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC8	ERRDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	ERRPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	ERRPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	ERRPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	ERRPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	ERRPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	ERRCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	ERRCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	ERRCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	ERRCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

11. Utility bus

The utility bus provides access to control registers for various system components in the C1-DynamiQ™ Shared Unit (DSU), the C1-Scalable Matrix Extension 2, and the cores within the C1-DSU cluster. The utility bus is implemented as a 64-bit AMBA AXI5 subordinate port, and the control registers are memory-mapped onto the utility bus.

The utility bus provides access to the following system functions in the C1-Pro core:

- Reliability, Availability, and Serviceability (RAS) registers for the cores
- Activity Monitor Unit (AMU) registers in the cores
- Maximum Power Mitigation Mechanism (MPMM) registers in the cores



Note

For additional information about the Power Policy Units (PPU) registers for the cores and the optional C1-SME2 in the cluster, see the *External Core PPU registers summary* section of *External registers* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#). For all other registers accessed by the utility bus, see *Utility bus* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

11.1 Base addresses for system components

Each set of System registers is grouped on separate 64KB page boundaries allowing access to be enforced by a Memory Management Unit (MMU).

The following table shows the base addresses for each set of system component registers and what Security state they should be accessed from.

For more information on utility bus base addresses for system component registers, see the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).



Note

- The base address for each set of registers for the core RAS, AMU, and MPMM registers depend on the core instance number <n>, from 0 to the total number of cores minus one.
- In the following table, any address space that is not documented is treated as **RAZ/WI**.
- The base addresses in the following table are the addresses accessed on the utility bus interface. The system interconnect typically maps these addresses into a particular address range based on the system address map. Therefore, software has to add the base address listed here onto the system address range base to get the absolute physical address of a register.

Table 11-1: Utility bus base addresses for system component registers

Base address, n is core instance number	Registers	Security state	Memory map
0x<n>9_0000	Core <n> AMU	Secure	B.1 External AMU registers summary on page 720
0x<n>A_0000	Core <n> RAS	Secure	B.7 External RAS registers summary on page 1139
0x<n>B_0000	Core <n> MPMM	Secure	B.5 External MPMM registers summary on page 858
0x<n>D_0000 - 0x<n>F_0000	Reserved	-	-
0x<n>D_0000	Core <n> SBISTC	-	-

12. GIC CPU interface

The Generic Interrupt Controller (GIC) supports and controls interrupts. The GIC Distributor connects to the C1-Pro core through a GIC CPU interface. The GIC CPU interface includes registers to mask, identify, and control the state of interrupts that are forwarded to the core.

Each core in a C1-DSU cluster has a GIC CPU interface, which connects to a common external Distributor component.

The GICv4.2 architecture implemented in the C1-Pro core supports:

- Two Security states
- Secure virtualization
- Software-Generated Interrupts (SGIs)
- Message-based interrupts
- System register access for the CPU interface
- Interrupt masking and prioritization
- Non-Maskable Interrupt (NMI) extension
- Cluster environments, including systems that contain more than eight cores
- Wakeup events in power management environments

The GIC includes interrupt grouping functionality that supports:

- Configuring each interrupt to belong to either Group 0 or Group 1, where Group 0 interrupts are always Secure
- Signaling Group 1 interrupts to the target core using either the IRQ or the FIQ exception request. Group 1 interrupts can be Secure or Non-secure
- Signaling Group 0 interrupts to the target core using the FIQ exception request only
- A unified scheme for handling the priority of Group 0 and Group 1 interrupts

For more information about interrupt groups, see the [Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4](#).

12.1 Disable the GIC CPU interface

The C1-Pro core always includes the Generic Interrupt Controller (GIC) CPU interface. However, you can disable it to meet your requirements.

To disable the GIC CPU interface, assert the GICCDISABLE signal HIGH at reset. If you disable it this way, then you can use an external GIC IP to drive the interrupt signals (nFIQ, nIRQ). If the C1-Pro core is not integrated with an external GIC interrupt Distributor component (minimum GICv3 architecture) in the system, then you must disable the GIC CPU interface.

If you disable the GIC CPU interface, then:

- The virtual input signals nVIRQ and nVFIQ and the input signals nIRQ and nFIQ can be driven by an external GIC in the SoC.
- GIC system register access generates **UNDEFINED** instruction exceptions.



If you enable the GIC CPU interface, then you must tie off nVIRQ and nVFIQ to HIGH. This is because the GIC CPU interface generates the virtual interrupt signals to the core. The nIRQ and nFIQ signals are controlled by software, therefore there is no requirement to tie them HIGH.

For more information on these signals, see *Functional integration* in the *Arm® C1-DynamiQ™ Shared Unit Configuration and Integration Manual*.

12.2 AArch64 GIC system registers

The following summary table provides an overview of all GIC system registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the *Arm® Architecture Reference Manual for A-profile architecture*.

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the *Arm® Architecture Reference Manual for A-profile architecture*.

Table 12-1: GIC system registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 0 Registers
ICC_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 1 Registers
ICC_ASGI1R_EL1	3	0	C12	C11	6	See individual bit resets.	64-bit	Interrupt Controller Alias Software Generated Interrupt Group 1 Register
ICC_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Binary Point Register 1
ICC_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL1)
ICC_CTLR_EL3	3	6	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL3)
ICC_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Interrupt Register
ICC_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 1
ICC_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 0
ICC_HPPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 1
ICC_IARO_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 0
ICC_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 1
ICC_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 0 Enable Register
ICC_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register
ICC_IGRPEN1_EL3	3	6	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register (EL3)
ICC_NMIAR1_EL1	3	0	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller Non-maskable Interrupt Acknowledge Register 1
ICC_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Priority Mask Register
ICC_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Running Priority Register
ICC_SGIOR_EL1	3	0	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 0 Register
ICC_SGI1R_EL1	3	0	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 1 Register
ICC_SRE_EL1	3	0	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL1)
ICC_SRE_EL2	3	4	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL2)
ICC_SRE_EL3	3	6	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL3)
ICH_AP0R0_EL2	3	4	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 0 Registers
ICH_AP1R0_EL2	3	4	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 1 Registers
ICH_EISR_EL2	3	4	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller End of Interrupt Status Register
ICH_ELSR_EL2	3	4	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Empty List Register Status Register
ICH_HCR_EL2	3	4	C12	C11	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Control Register
ICH_LR0_EL2	3	4	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR1_EL2	3	4	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller List Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICH_LR2_EL2	3	4	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR3_EL2	3	4	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_MISR_EL2	3	4	C12	C11	2	See individual bit resets.	64-bit	Interrupt Controller Maintenance Interrupt State Register
ICH_VMCR_EL2	3	4	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Machine Control Register
ICH_VTR_EL2	3	4	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller VGIC Type Register
ICV_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 0 Registers
ICV_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 1 Registers
ICV_BPR0_EL1	3	0	C12	C8	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 0
ICV_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 1
ICV_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Control Register
ICV_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Virtual Interrupt Register
ICV_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 0
ICV_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 1
ICV_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0
ICV_HPPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1
ICV_IAR0_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 0
ICV_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 1
ICV_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 0 Enable Register
ICV_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 1 Enable Register
ICV_NMIAR1_EL1	3	0	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1
ICV_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Priority Mask Register
ICV_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Running Priority Register

13. Advanced SIMD and floating-point support

The C1-Pro core supports the Advanced Single Instruction Multiple Data (SIMD) and scalar floating-point instructions in the A64 instruction set without floating-point exception trapping.

The C1-Pro core floating-point implementation includes features up to Arm®v9.3-A. BFloat16 floating-point and Int8 matrix multiplication are part of these supported features.

The C1-Pro core implements all operations in hardware with support for all combinations of:

- Rounding modes
- Flush-to-zero
- Default Not a Number (NaN) modes

The C1-Pro core supports Alternate Floating Point (FEAT_AFP) behavior, as part of Arm®v8.7-A.

14. Scalable Vector Extensions support

The C1-Pro core supports the Scalable Vector Extension (SVE), the Scalable Vector Extension 2 (SVE2), the Scalable Matrix Extension (SME), and the Scalable Matrix Extension 2 (SME2).

SVE and SVE2 are intended to complement, not replace, AArch64 Advanced SIMD and floating-point functionality.

SME and SME2 are extensions to SVE2, adding instructions and architectural state storage. These extensions introduce a Streaming SVE mode.

The C1-SME2 unit

The C1-SME2 unit is a shared unit that implements SME and SME2. The C1-SME2 unit is implemented inside a C1-DSU cluster. It is shared between all the cores and is accessible through the C1-DynamiQ™ Shared Unit (DSU), that behaves as a full interconnect with shared L3 support and full coherency between the cores and the C1-SME2 unit.

For more information on the C1-SME2 unit, see the [Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual](#).

14.1 SVE features

Scalable Vector Extension (SVE) is an optional extension introduced by the Armv8.2 architecture.

The key features that SVE provides are:

- Predication
- Gather-load and scatter-store
- Software-managed speculative vectorization

The C1-Pro core implements a scalable vector length of 128 bits.

All the features and additions that SVE and SVE2 introduce are described in the [Arm® Architecture Reference Manual for A-profile architecture](#).

14.2 Streaming SVE

The Scalable Matrix Extension (SME) and Scalable Matrix Extension 2 (SME2) define a specific vector length which can be different from the core Scalable Vector Extension (SVE) Vector Length (VL). A Streaming SVE (SSVE) mode is introduced for this purpose.

In normal mode, SVE instructions execute with the VL. The specific SME/SME2 instructions are **UNDEFINED** and the additional architectural state is not accessible.

In SSVE mode, SVE instructions execute with the Streaming SVE Vector Length (SVL) of 512-bits. When enabled in this mode, the specific SME/SME2 instructions and a subset of the Neon™ and SVE instructions can be executed, and the additional architectural state is accessible.

PSTATE.SM controls the Streaming SVE mode. PSTATE.ZA controls access to the SME ZA storage. These PSTATE fields can be modified by the SMSTART and SMSTOP instructions, and can also be read and written using the SVCR register.

The SMSTART instruction is used to enter Streaming SVE mode, or to enable the SME ZA storage, or both simultaneously.

The SMSTOP instruction is used to exit Streaming SVE mode, or to disable the SME ZA storage, or both simultaneously.

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#) and the [Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual](#).

Related information

[A.6.18 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0](#) on page 482

[A.6.19 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1](#) on page 485

[A.6.22 ID_AA64ZFR0_EL1, SVE Feature ID Register 0](#) on page 494

[B.3.4 EDPFR, External Debug Processor Feature Register](#) on page 776

15. System control

The system registers control and provide status information for the functions that the core implements.

The main functions of the system registers are:

- System performance monitoring
- Cache configuration and management
- Overall system control and configuration
- Memory Management Unit (MMU) configuration and management
- Generic Interrupt Controller (GIC) configuration and management

The system registers are accessible in AArch64 Execution state at EL0 to EL3. Some of the system registers are accessible through the external debug interface or utility bus interface.

15.1 AArch64 Generic System Control registers

The following summary table provides an overview of all Generic System Control registers in the core.

If a C1-SME2 unit is implemented in the cluster, specific System Control registers need to be programmed. See the [Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual](#) for more information.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 15-1: Generic System Control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ACTLR_EL1	3	0	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL1)
ACTLR_EL2	3	4	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL2)
ACTLR_EL3	3	6	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL3)
AFSRO_EL1	3	0	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL1)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AFSR0_EL2	3	4	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL2)
AFSR0_EL3	3	6	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL3)
AFSR1_EL1	3	0	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL1)
AFSR1_EL2	3	4	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL2)
AFSR1_EL3	3	6	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL3)
AIDR_EL1	3	1	C0	C0	7	See individual bit resets.	64-bit	Auxiliary ID Register
ALLINT	3	0	C4	C3	0	See individual bit resets.	64-bit	All Interrupt Mask Bit
AMAIR_EL1	3	0	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL1)
AMAIR_EL2	3	4	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL2)
AMAIR_EL3	3	6	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL3)
APDAKeyHi_EL1	3	0	C2	C2	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[127:64])
APDAKeyLo_EL1	3	0	C2	C2	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[63:0])
APDBKeyHi_EL1	3	0	C2	C2	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[127:64])
APDBKeyLo_EL1	3	0	C2	C2	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[63:0])
APGAKeyHi_EL1	3	0	C2	C3	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[127:64])
APGAKeyLo_EL1	3	0	C2	C3	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[63:0])
APIAKeyHi_EL1	3	0	C2	C1	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[127:64])
APIAKeyLo_EL1	3	0	C2	C1	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[63:0])
APIBKeyHi_EL1	3	0	C2	C1	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[127:64])
APIBKeyLo_EL1	3	0	C2	C1	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[63:0])
CONTEXTIDR_EL1	3	0	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL1)
CONTEXTIDR_EL2	3	4	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL2)
CPTR_EL3	3	6	C1	C1	2	See individual bit resets.	64-bit	Architectural Feature Trap Register (EL3)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CurrentEL	3	0	C4	C2	2	See individual bit resets.	64-bit	Current Exception Level
DAIF	3	3	C4	C2	1	See individual bit resets.	64-bit	Interrupt Mask Bits
DIT	3	3	C4	C2	5	See individual bit resets.	64-bit	Data Independent Timing
ESR_EL1	3	0	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL1)
ESR_EL2	3	4	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL2)
ESR_EL3	3	6	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL3)
FAR_EL1	3	0	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL1)
FAR_EL2	3	4	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL2)
FAR_EL3	3	6	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL3)
FPCR	3	3	C4	C4	0	See individual bit resets.	64-bit	Floating-point Control Register
FPSR	3	3	C4	C4	1	See individual bit resets.	64-bit	Floating-point Status Register
GCR_EL1	3	0	C1	C0	6	See individual bit resets.	64-bit	Tag Control Register.
HACR_EL2	3	4	C1	C1	7	See individual bit resets.	64-bit	Hypervisor Auxiliary Control Register
HPFAR_EL2	3	4	C6	C0	4	See individual bit resets.	64-bit	Hypervisor IPA Fault Address Register
IMP_ATCR_EL1	3	0	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_ATCR_EL2	3	4	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_ATCR_EL3	3	6	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_AVTCR_EL2	3	4	C15	C7	1	See individual bit resets.	64-bit	CPU Auxiliary Virtualization Translation Control Register
IMP_CLUSTERACTLR_EL1	3	0	C15	C3	3	See individual bit resets.	64-bit	Cluster Auxiliary Control Register
IMP_CLUSTERBUSQOS_EL1	3	0	C15	C4	4	See individual bit resets.	64-bit	Cluster Bus QoS Control Register
IMP_CLUSTERCDBG_EL3	3	6	C15	C4	7	See individual bit resets.	64-bit	Cluster Cache Debug Register
IMP_CLUSTERCFR2_EL1	3	0	C15	C9	2	See individual bit resets.	64-bit	Cluster Configuration Register 2
IMP_CLUSTERCFR_EL1	3	0	C15	C3	0	See individual bit resets.	64-bit	Cluster Configuration Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CLUSTERECTLR_EL1	3	0	C15	C3	4	See individual bit resets.	64-bit	Cluster Extended Control Register
IMP_CLUSTERIDR_EL1	3	0	C15	C3	1	See individual bit resets.	64-bit	Cluster Main Revision Register
IMP_CLUSTERL3DNTH0_EL1	3	0	C15	C4	0	See individual bit resets.	64-bit	Cluster L3 Downsize Threshold0 Register
IMP_CLUSTERL3DNTH1_EL1	3	0	C15	C4	1	See individual bit resets.	64-bit	Cluster L3 Downsize Threshold1 Register
IMP_CLUSTERL3HIT_EL1	3	0	C15	C4	5	See individual bit resets.	64-bit	Cluster L3 Hit Counter Register
IMP_CLUSTERL3MISS_EL1	3	0	C15	C4	6	See individual bit resets.	64-bit	Cluster L3 Miss Counter Register
IMP_CLUSTERL3UPTH0_EL1	3	0	C15	C4	2	See individual bit resets.	64-bit	Cluster L3 Upsize Threshold0 Register
IMP_CLUSTERL3UPTH1_EL1	3	0	C15	C4	3	See individual bit resets.	64-bit	Cluster L3 Upsize Threshold1 Register
IMP_CLUSTERL3UPTH2_EL1	3	0	C15	C9	3	See individual bit resets.	64-bit	Cluster L3 Upsize Threshold2 Register
IMP_CLUSTERPMMDCR_EL3	3	6	C15	C6	3	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL3)
IMP_CLUSTERPPEND_EL1	3	0	C15	C9	1	See individual bit resets.	64-bit	Cluster Peripheral Port End Address Register
IMP_CLUSTERPPSTART_EL1	3	0	C15	C9	0	See individual bit resets.	64-bit	Cluster Peripheral Port Start Address Register
IMP_CLUSTERPWRCtrlr_EL1	3	0	C15	C3	5	See individual bit resets.	64-bit	Cluster Power Control Register
IMP_CLUSTERPWRDN_EL1	3	0	C15	C3	6	See individual bit resets.	64-bit	Cluster Power Down Register
IMP_CLUSTERPWRSTAT_EL1	3	0	C15	C3	7	See individual bit resets.	64-bit	Cluster Power Status Register
IMP_CLUSTERREVIDR_EL1	3	0	C15	C3	2	See individual bit resets.	64-bit	Cluster ECO ID Register
IMP_CLUSTERSVD_9_4_EL1	3	0	C15	C9	4	See individual bit resets.	64-bit	RESERVED
IMP_CLUSTERSVD_9_5_EL1	3	0	C15	C9	5	See individual bit resets.	64-bit	RESERVED
IMP_CLUSTERSVD_9_6_EL1	3	0	C15	C9	6	See individual bit resets.	64-bit	RESERVED
IMP_CLUSTERSVD_9_7_EL1	3	0	C15	C9	7	See individual bit resets.	64-bit	RESERVED
IMP_CPUACTLR2_EL1	3	0	C15	C1	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR3_EL1	3	0	C15	C1	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR4_EL1	3	0	C15	C1	3	See individual bit resets.	64-bit	CPU Auxiliary Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CPUACTLR5_EL1	3	0	C15	C8	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR6_EL1	3	0	C15	C8	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR7_EL1	3	0	C15	C8	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR8_EL1	3	0	C15	C8	3	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR_EL1	3	0	C15	C1	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUCFR_EL1	3	0	C15	C0	0	See individual bit resets.	64-bit	CPU Configuration Register
IMP_CPUECTLR2_EL1	3	0	C15	C1	5	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CPUECTLR3_EL1	3	0	C15	C1	6	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CPUECTLR_EL1	3	0	C15	C1	4	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CPUPCR_EL3	3	6	C15	C8	1	See individual bit resets.	64-bit	Selected Instruction Patch Control Register
IMP_CPUPFR_EL3	3	6	C15	C8	6	See individual bit resets.	64-bit	Selected Instruction Private Flag Register
IMP_CPUPMR2_EL3	3	6	C15	C8	5	See individual bit resets.	64-bit	Selected Instruction Patch Mask Register 2
IMP_CPUPMR_EL3	3	6	C15	C8	3	See individual bit resets.	64-bit	Selected Instruction Patch Mask Register
IMP_CPUPOR2_EL3	3	6	C15	C8	4	See individual bit resets.	64-bit	Selected Instruction Patch Opcode Register 2
IMP_CPUPOR_EL3	3	6	C15	C8	2	See individual bit resets.	64-bit	Selected Instruction Patch Opcode Register
IMP_CPUPSELR_EL3	3	6	C15	C8	0	See individual bit resets.	64-bit	Selected Instruction Patch Control Register
IMP_CPUPWRCTLR_EL1	3	0	C15	C2	7	See individual bit resets.	64-bit	CPU Power Control Register
IMP_DSIDE_DATA0_EL3	3	6	C15	C1	0	See individual bit resets.	64-bit	RAMINDEX L1D Data register 0
IMP_DSIDE_DATA1_EL3	3	6	C15	C1	1	See individual bit resets.	64-bit	RAMINDEX L1D Data register 1
IMP_DSIDE_DATA2_EL3	3	6	C15	C1	2	See individual bit resets.	64-bit	RAMINDEX L1D Data register 2
IMP_ISIDE_DATA0_EL3	3	6	C15	C0	0	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 0
IMP_ISIDE_DATA1_EL3	3	6	C15	C0	1	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 1
IMP_ISIDE_DATA2_EL3	3	6	C15	C0	2	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 2

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_L2_DATA0_EL3	3	6	C15	C1	3	See individual bit resets.	64-bit	RAMINDEX L2 Data register 0
IMP_L2_DATA1_EL3	3	6	C15	C1	5	See individual bit resets.	64-bit	RAMINDEX L2 Data register 1
IMP_L2_DATA2_EL3	3	6	C15	C1	4	See individual bit resets.	64-bit	RAMINDEX L2 Data register 2
IMP_MMU_DATA0_EL3	3	6	C15	C0	3	See individual bit resets.	64-bit	RAMINDEX TLB Data register 0
IMP_MMU_DATA1_EL3	3	6	C15	C0	4	See individual bit resets.	64-bit	RAMINDEX TLB Data register 1
IMP_MMU_DATA2_EL3	3	6	C15	C0	5	See individual bit resets.	64-bit	RAMINDEX TLB Data register 2
ISR_EL1	3	0	C12	C1	0	See individual bit resets.	64-bit	Interrupt Status Register
LORC_EL1	3	0	C10	C4	3	See individual bit resets.	64-bit	LORegion Control (EL1)
LOREA_EL1	3	0	C10	C4	1	See individual bit resets.	64-bit	LORegion End Address (EL1)
LORID_EL1	3	0	C10	C4	7	See individual bit resets.	64-bit	LORegionID (EL1)
LORN_EL1	3	0	C10	C4	2	See individual bit resets.	64-bit	LORegion Number (EL1)
LORSA_EL1	3	0	C10	C4	0	See individual bit resets.	64-bit	LORegion Start Address (EL1)
MAIR_EL1	3	0	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL1)
MAIR_EL2	3	4	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL2)
MAIR_EL3	3	6	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL3)
MDCR_EL3	3	6	C1	C3	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL3)
NZCV	3	3	C4	C2	0	See individual bit resets.	64-bit	Condition Flags
PAN	3	0	C4	C2	3	See individual bit resets.	64-bit	Privileged Access Never
PAR_EL1	3	0	C7	C4	0	See individual bit resets.	64-bit	Physical Address Register
RGSR_EL1	3	0	C1	C0	5	See individual bit resets.	64-bit	Random Allocation Tag Seed Register.
RMR_EL3	3	6	C12	C0	2	See individual bit resets.	64-bit	Reset Management Register (EL3)
RNDR	3	3	C2	C4	0	See individual bit resets.	64-bit	Random Number
RNDRRS	3	3	C2	C4	1	See individual bit resets.	64-bit	Reseeded Random Number

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
RVBAR_EL3	3	6	C12	C0	1	See individual bit resets.	64-bit	Reset Vector Base Address Register (if EL3 implemented)
SCR_EL3	3	6	C1	C1	0	See individual bit resets.	64-bit	Secure Configuration Register
SCXTNUM_ELO	3	3	C13	C0	7	See individual bit resets.	64-bit	EL0 Read/Write Software Context Number
SCXTNUM_EL1	3	0	C13	C0	7	See individual bit resets.	64-bit	EL1 Read/Write Software Context Number
SCXTNUM_EL2	3	4	C13	C0	7	See individual bit resets.	64-bit	EL2 Read/Write Software Context Number
SCXTNUM_EL3	3	6	C13	C0	7	See individual bit resets.	64-bit	EL3 Read/Write Software Context Number
SPSel	3	0	C4	C2	0	See individual bit resets.	64-bit	Stack Pointer Select
SSBS	3	3	C4	C2	6	See individual bit resets.	64-bit	Speculative Store Bypass Safe
SVCR	3	3	C4	C2	2	See individual bit resets.	64-bit	Streaming Vector Control Register
TCO	3	3	C4	C2	7	See individual bit resets.	64-bit	Tag Check Override
TCR2_EL1	3	0	C2	C0	3	See individual bit resets.	64-bit	Extended Translation Control Register (EL1)
TCR2_EL2	3	4	C2	C0	3	See individual bit resets.	64-bit	Extended Translation Control Register (EL2)
TCR_EL1	3	0	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL1)
TCR_EL2	3	4	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL2)
TCR_EL3	3	6	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL3)
TFSRE0_EL1	3	0	C5	C6	1	See individual bit resets.	64-bit	Tag Fault Status Register (EL0).
TFSR_EL1	3	0	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL1)
TFSR_EL2	3	4	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL2)
TFSR_EL3	3	6	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL3)
TPIDR2_ELO	3	3	C13	C0	5	See individual bit resets.	64-bit	EL0 Read/Write Software Thread ID Register 2
TPIDRRO_ELO	3	3	C13	C0	3	See individual bit resets.	64-bit	EL0 Read-Only Software Thread ID Register
TPIDR_ELO	3	3	C13	C0	2	See individual bit resets.	64-bit	EL0 Read/Write Software Thread ID Register
TPIDR_EL1	3	0	C13	C0	4	See individual bit resets.	64-bit	EL1 Software Thread ID Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TPIDR_EL2	3	4	C13	C0	2	See individual bit resets.	64-bit	EL2 Software Thread ID Register
TPIDR_EL3	3	6	C13	C0	2	See individual bit resets.	64-bit	EL3 Software Thread ID Register
TTBRO_EL1	3	0	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL1)
TTBRO_EL2	3	4	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL2)
TTBRO_EL3	3	6	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL3)
TTBR1_EL1	3	0	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL1)
TTBR1_EL2	3	4	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL2)
UAO	3	0	C4	C2	4	See individual bit resets.	64-bit	User Access Override
VBAR_EL1	3	0	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL1)
VBAR_EL2	3	4	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL2)
VBAR_EL3	3	6	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL3)
VSTCR_EL2	3	4	C2	C6	2	See individual bit resets.	64-bit	Virtualization Secure Translation Control Register
VSTTBR_EL2	3	4	C2	C6	0	See individual bit resets.	64-bit	Virtualization Secure Translation Table Base Register
VTCR_EL2	3	4	C2	C1	2	See individual bit resets.	64-bit	Virtualization Translation Control Register
VTTBR_EL2	3	4	C2	C1	0	See individual bit resets.	64-bit	Virtualization Translation Table Base Register

16. Debug

The C1-DSU cluster provides a debug system that supports both self-hosted and external debug. It has an external DebugBlock component, and integrates various CoreSight debug related components.

The CoreSight debug related components are split into two groups, with some components in the C1-DSU cluster, and others in the separate DebugBlock.


The DebugBlock is a dedicated debug component in the C1-DSU, separate from the cluster. The DebugBlock operates within a separate power domain, enabling connection to a debugger to be maintained when the cores and the C1-DSU cluster are both powered down.

The connection between the cluster and the DebugBlock consists of a pair of Advanced Peripheral Bus (APB) interfaces, one in each direction. All debug traffic, except the authentication interface, takes place over this interface as read or write APB transactions. This debug traffic includes register reads, register writes, and Cross Trigger Interface (CTI) triggers.

The debug system implements the following CoreSight debug components:

- Per-core trace unit, integrated into the CoreSight subsystem.
- Per-core CTI, contained in the DebugBlock.
- Cross Trigger Matrix (CTM)
- Debug control provided by AMBA® APB interface to the DebugBlock

The following figure shows how the debug system is implemented with the C1-DSU cluster.

Figure 16-1: C1-DSU cluster debug components

The primary debug APB interface on the DebugBlock controls the debug components. The APB decoder decodes the requests on this bus before they are sent to the appropriate component in the DebugBlock or in the C1-DSU cluster. The per-core CTIs are connected to a CTM.

Each core contains a debug component that the debug APB bus accesses. The cores support debug over powerdown using modules in the DebugBlock that mirror key core information. These modules allow access to debug over powerdown CoreSight™ registers while the core is powered down.

The trace unit in each core outputs trace, which is funneled in the C1-DSU cluster down to a single AMBA® 4 ATBv1.1 interface.

For more information about the C1-DSU cluster debug components, see *Debug* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).


The C1-Pro core also supports direct access to internal memory, also known as cache debug. Direct access to internal memory allows software to read the internal memory that the L1 and L2 cache and Translation Lookaside Buffer (TLB) structures use. For more information about cache debug and direct access to internal memory, see [9. Direct access to internal memory](#) on page 80.

16.1 Supported debug methods

The C1-DSU cluster along with its associated cores is part of a debug system that supports both self-hosted and external debug.

The following figure shows a typical external debug system.

Figure 16-2: External debug system



Debug host

A computer, for example a personal computer, that is running a software debugger such as the Arm® Debugger. You can use the debug host to issue high-level commands. For example, you can set a breakpoint at a certain location or examine the contents of a memory address.

Protocol converter

The debug host sends messages to the debug target using an interface such as Ethernet. However, the debug target typically implements a different interface protocol. A device such as DSTREAM is required to convert between the two protocols.

Debug target

The lowest level of the system implements system support for the protocol converter to access the debug unit. For C1-DSU based devices, the mechanism used to access the debug unit is based on the CoreSight architecture. The C1-DSU DebugBlock is accessed using an Advanced Peripheral Bus (APB) interface and the debug accesses are then directed to the selected C1-Pro core inside the C1-DSU cluster. An example of a debug target is a development system with a test chip or a silicon part with a C1-Pro core.

Debug unit

Helps debugging software that is running on the core:

- C1-DSU and external hardware based around the core
- Operating systems
- Application software

With the debug unit, you can:

- Stop program execution
- Examine and alter process and coprocessor state
- Examine and alter memory and the state of the input or output peripherals
- Restart the core

For self-hosted debug, the debug target runs debug monitor software that runs on the core in the C1-DSU cluster. This way, it does not require expensive interface hardware to connect a second host computer.

16.2 Debug register interfaces

The C1-Pro core implements the Arm®v8.8 debug architecture and supports Arm®v8.3-A Debug over Powerdown (DoPD).

The Debug architecture defines a set of Debug registers. The Debug register interfaces provide access to these registers either from software running on the core or from an external debugger. For more information, see *Debug* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

Related information

[4.7 Debug over powerdown](#) on page 59

16.2.1 Core interfaces

System register access allows the C1-Pro core to access certain Debug registers directly. The Debug register interfaces provide access to these registers either from software running on the core or from an external debugger.

Access to the Debug registers is partitioned as follows:

Debug

This function is both system register based and memory-mapped. You can access the Debug register map using the Advanced Peripheral Bus (APB) completer port that connects into the DebugBlock of the C1-DynamiQ™ Shared Unit (DSU).

Performance monitoring

This function is system register based and memory-mapped. You can access the performance monitor registers using the APB completer port that connects into the DebugBlock of the DSU.

Activity monitoring

You can access the activity monitor registers using the utility bus interface.

Trace

This function is system register based and memory-mapped. You can access the trace unit registers using the APB completer port that connects into the DebugBlock of the DSU.

Statistical profiling

This function is system register based.

ELA registers

You can access the Embedded Logic Analyzer (ELA) registers using the APB completer port that connects into the DebugBlock of the DSU.



- The ELA-600 is licensed separately.
- This function is memory-mapped and is not accessible using System registers.

For information on the APB completer port interface, see the *Debug* chapter or the *Interfaces* section in the *Technical overview* chapter of the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

Related information

[A.1 AArch64 Activity Monitors registers summary](#) on page 188

[A.9 AArch64 Performance Monitors registers summary](#) on page 538

[A.15 AArch64 Trace unit registers summary](#) on page 671

[B.1 External AMU registers summary](#) on page 720

[B.3 External Debug registers summary](#) on page 768

[B.4 External ETE registers summary](#) on page 801

[B.6 External PMU registers summary](#) on page 871

16.2.2 Breakpoints and watchpoints

The C1-Pro core supports six breakpoints, four watchpoints, and a standard Debug Communications Channel (DCC).

A breakpoint consists of a breakpoint control register and a breakpoint value register. These two registers are referred to as a Breakpoint Register Pair (BRP). Four of the breakpoints (BRP 0-3) match only to the Virtual Address (VA) and the other two (BRP 4 and 5) match against either the VA or context ID, or the Virtual Machine ID (VMID).

You can use watchpoints to stop your target when a specific memory address is accessed by your program. All the watchpoints can be linked to two breakpoints (BRP 4 and 5) to enable a memory request to be trapped in a given process context.

16.3 Debug events

A debug event can be either a software debug event or a Halting debug event.

The C1-Pro core responds to a debug event in one of the following ways:

- It ignores the debug event.
- It takes a debug exception.
- It enters debug state.

In the C1-Pro core, watchpoint debug events are always synchronous. Memory hint instructions and cache clean operations, except `dc zva`, and `dc ivac` do not generate watchpoint debug events. Store exclusive instructions generate a watchpoint debug event even when the check for the

control of exclusive monitor fails. Atomic `cas` instructions generate a watchpoint debug event even when the compare operation fails.

A Cold reset sets the Debug OS Lock. For the debug events and debug register accesses to operate normally, the Debug OS Lock must be cleared.

16.4 Debug memory map and debug signals

The debug memory map and debug signals are handled at the C1-DSU cluster level.

For more information about debug memory maps and debug signals in a C1-DSU cluster, see the *Debug* and *ROM tables* chapters in the [Arm® C1-DynamlQ™ Shared Unit Technical Reference Manual](#).

16.5 ROM table

The C1-Pro core includes a ROM table that contains a list of components in the system. Debuggers must use the ROM table to determine which CoreSight components are implemented.

The ROM table is a CoreSight debug related component that aids system debug along with CoreSight System on Chip (SoC) and is for the C1-Pro core. There is one ROM table for each core and each C1-SME2 unit. ROM tables comply with the [Arm® CoreSight™ Architecture Specification v3.0](#).

The C1-DynamlQ™ Shared Unit (DSU) has its own ROM tables, one for the cluster and one for the DebugBlock, and has entry points in the cluster ROM table for the ROM tables belonging to each core and each C1-SME2 unit. For more information, see *ROM tables* in the [Arm® C1-DynamlQ™ Shared Unit Technical Reference Manual](#).

The C1-Pro core ROM table includes the following entries:

Table 16-1: Core ROM table

Offset	Name	Description
0x0000	ROMENTRY0	Core debug
0x0004	ROMENTRY1	Core PMU
0x0008	ROMENTRY2	Core trace unit
0x000C	ROMENTRY3	Optional ELA

Related information

[B.8 External ROM table registers summary](#) on page 1198

16.6 CoreSight component identification

Each component associated with the C1-Pro core has a unique set of CoreSight™ ID values. The following table shows these values.

Table 16-2: C1-Pro core CoreSight™ component identification

Component	Peripheral ID	Component ID	DevType	DevArch	Core revision
Debug	0x04201BBD8B	0xB105900D	0x15	0x4770AA15	r1p2
PMU			0x16	0x47702A16	
Trace unit			0x13	0x47715A13	
ROM table			0x00	0x47700AF7	

16.7 AArch64 Debug registers

The following summary table provides an overview of all Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 16-3: Debug registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DBGAUTHSTATUS_EL1	2	0	C7	C14	6	See individual bit resets.	64-bit	Debug Authentication Status Register
DBGBCR0_EL1	2	0	C0	C0	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR1_EL1	2	0	C0	C1	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR2_EL1	2	0	C0	C2	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR3_EL1	2	0	C0	C3	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR4_EL1	2	0	C0	C4	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR5_EL1	2	0	C0	C5	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBVR0_EL1	2	0	C0	C0	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR1_EL1	2	0	C0	C1	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR2_EL1	2	0	C0	C2	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR3_EL1	2	0	C0	C3	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR4_EL1	2	0	C0	C4	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR5_EL1	2	0	C0	C5	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGCLAIMCLR_EL1	2	0	C7	C9	6	See individual bit resets.	64-bit	Debug CLAIM Tag Clear Register
DBGCLAIMSET_EL1	2	0	C7	C8	6	See individual bit resets.	64-bit	Debug CLAIM Tag Set Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DBGDTRRX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Receive
DBGDTRTX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Transmit
DBGDTR_ELO	2	3	C0	C4	0	See individual bit resets.	64-bit	Debug Data Transfer Register, half-duplex
DBGPRCR_EL1	2	0	C1	C4	4	See individual bit resets.	64-bit	Debug Power Control Register
DBGWCR0_EL1	2	0	C0	C0	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWCR1_EL1	2	0	C0	C1	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWCR2_EL1	2	0	C0	C2	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWCR3_EL1	2	0	C0	C3	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWVR0_EL1	2	0	C0	C0	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWVR1_EL1	2	0	C0	C1	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWVR2_EL1	2	0	C0	C2	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWVR3_EL1	2	0	C0	C3	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
MDCCINT_EL1	2	0	C0	C2	0	See individual bit resets.	64-bit	Monitor DCC Interrupt Enable Register
MDCCSR_ELO	2	3	C0	C1	0	See individual bit resets.	64-bit	Monitor DCC Status Register
MDCR_EL2	3	4	C1	C1	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL2)
MDRAR_EL1	2	0	C1	C0	0	See individual bit resets.	64-bit	Monitor Debug ROM Address Register
MDSCR_EL1	2	0	C0	C2	2	See individual bit resets.	64-bit	Monitor Debug System Control Register
OSDLR_EL1	2	0	C1	C3	4	See individual bit resets.	64-bit	OS Double Lock Register
OSDTRRX_EL1	2	0	C0	C0	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Receive
OSDTRTX_EL1	2	0	C0	C3	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Transmit
OSECCR_EL1	2	0	C0	C6	2	See individual bit resets.	64-bit	OS Lock Exception Catch Control Register
OSLAR_EL1	2	0	C1	C0	4	See individual bit resets.	64-bit	OS Lock Access Register
OSLSR_EL1	2	0	C1	C1	4	See individual bit resets.	64-bit	OS Lock Status Register
TRFCR_EL1	3	0	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL1)
TRFCR_EL2	3	4	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL2)

16.8 External Debug registers

The following summary table provides an overview of all memory-mapped Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 16-4: Debug registers summary

Offset	Name	Reset	Width	Description
0x020	EDESR	See individual bit resets.	32-bit	External Debug Event Status Register
0x024	EDECR	See individual bit resets.	32-bit	External Debug Execution Control Register
0x030	EDWAR	See individual bit resets.	64-bit	External Debug Watchpoint Address Register
0x038	EDHSR	See individual bit resets.	64-bit	External Debug Halting Syndrome Register
0x080	DBGDTRRX_ELO	See individual bit resets.	32-bit	Debug Data Transfer Register, Receive
0x084	EDITR	See individual bit resets.	32-bit	External Debug Instruction Transfer Register
0x088	EDSCR	See individual bit resets.	32-bit	External Debug Status and Control Register
0x08C	DBGDTRTX_ELO	See individual bit resets.	32-bit	Debug Data Transfer Register, Transmit
0x090	EDRCR	See individual bit resets.	32-bit	External Debug Reserve Control Register
0x098	EDECCR	See individual bit resets.	32-bit	External Debug Exception Catch Control Register
0x300	OSLAR_EL1	See individual bit resets.	32-bit	OS Lock Access Register
0x310	EDPRCR	See individual bit resets.	32-bit	External Debug Power/Reset Control Register
0x314	EDPRSR	See individual bit resets.	32-bit	External Debug Processor Status Register
0x400	DBGBVR0_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x408	DBGBCR0_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x410	DBGBVR1_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x418	DBGBCR1_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x420	DBGBVR2_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x428	DBGBCR2_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x430	DBGBVR3_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x438	DBGBCR3_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x440	DBGBVR4_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x448	DBGBCR4_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x450	DBGBVR5_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x458	DBGBCR5_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x800	DBGWVR0_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x808	DBGWCR0_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x810	DBGWVR1_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x818	DBGWCR1_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x820	DBGWVR2_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x828	DBGWCR2_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x830	DBGWVR3_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x838	DBGWCR3_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0xD00	MIDR_EL1	See individual bit resets.	32-bit	Main ID Register
0xD20	EDPFR	See individual bit resets.	64-bit	External Debug Processor Feature Register
0xD28	EDDFR	See individual bit resets.	64-bit	External Debug Feature Register
0xD48	EDDFR1	See individual bit resets.	64-bit	External Debug Feature Register 1
0xD60	EDAA32PFR	See individual bit resets.	64-bit	External Debug Auxiliary Processor Feature Register
0xFA0	DBGCLAIMSET_EL1	See individual bit resets.	32-bit	Debug CLAIM Tag Set Register

Offset	Name	Reset	Width	Description
0xFA4	DBGCLAIMCLR_EL1	See individual bit resets.	32-bit	Debug CLAIM Tag Clear Register
0xFA8	EDDEVAFF0	See individual bit resets.	32-bit	External Debug Device Affinity register 0
0xFAC	EDDEVAFF1	See individual bit resets.	32-bit	External Debug Device Affinity register 1
0xFB0	EDLAR	See individual bit resets.	32-bit	External Debug Lock Access Register
0xFB4	EDLSR	See individual bit resets.	32-bit	External Debug Lock Status Register
0xFB8	DBGAUTHSTATUS_EL1	See individual bit resets.	32-bit	Debug Authentication Status Register
0xFBC	EDDEVARCH	See individual bit resets.	32-bit	External Debug Device Architecture Register
0xFC0	EDDEVID2	See individual bit resets.	32-bit	External Debug Device ID register 2
0xFC4	EDDEVID1	See individual bit resets.	32-bit	External Debug Device ID Register 1
0xFC8	EDDEVID	See individual bit resets.	32-bit	External Debug Device ID register 0
0xFCC	EDDEVTYPE	See individual bit resets.	32-bit	External Debug Device Type register
0xFD0	EDPIDR4	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 4
0xFE0	EDPIDR0	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 0
0xFE4	EDPIDR1	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 1
0xFE8	EDPIDR2	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 2
0xFEC	EDPIDR3	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 3
0xFF0	EDCIDR0	See individual bit resets.	32-bit	External Debug Component Identification Register 0
0xFF4	EDCIDR1	See individual bit resets.	32-bit	External Debug Component Identification Register 1
0xFF8	EDCIDR2	See individual bit resets.	32-bit	External Debug Component Identification Register 2
0xFFC	EDCIDR3	See individual bit resets.	32-bit	External Debug Component Identification Register 3

16.9 External ROM table registers

The following summary table provides an overview of all memory-mapped ROM table registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 16-5: ROM table registers summary

Offset	Name	Reset	Width	Description
0x0	ROMENTRY0	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x4	ROMENTRY1	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x8	ROMENTRY2	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xC	ROMENTRY3	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries

Offset	Name	Reset	Width	Description
0xFB8	AUTHSTATUS	See individual bit resets.	32-bit	Authentication Status Register
0xFBC	DEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC8	DEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	PIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	PIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	PIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	PIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	PIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	CIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	CIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	CIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	CIDR3	See individual bit resets.	32-bit	Component Identification Register 3

17. Performance Monitors Extension support

The C1-Pro core implements the Performance Monitors Extension, including support for performance monitoring features up to Arm®v8.8-A.

The C1-Pro core Performance Monitoring Unit (PMU):

- Collects events through an event interface from other units in the design. These events are used as triggers for event counters.
- Supports cycle counting through the Performance Monitors Control Register.
- Implements PMU snapshots for context samples.
- Provides 20 or 31 64-bit PMU counters that count any of the events available in the core. The absolute counts that are recorded might vary because of pipeline effects. This variation has little effect except in cases where the counters are enabled for a very short time.

You can program the PMU using either the System registers or the external Debug Advanced Peripheral Bus (APB) interface.

17.1 Common performance monitoring unit events

The C1-Pro core Performance Monitoring Unit (PMU) collects events from other units in the design and uses numbers to reference these events.

Common PMU events

The following table shows the C1-Pro core performance monitors events that are generated and the numbers that the PMU uses to reference the events. The table also shows the bit position of each event on the event bus. Event numbers that are not listed are reserved.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about these PMU events.



Unless otherwise indicated, each of these events can be exported to the trace unit and selected in accordance with the *Arm® Embedded Trace Extension*.

Table 17-1: Common PMU events

Event number	Mnemonic	Description
0x0000	SW_INCR	<p>Instruction architecturally executed, Condition code check pass, software increment</p> <p>Counts software writes to the PMSWINC_ELO (software PMU increment) register. The PMSWINC_ELO register is a manually updated counter for use by application software.</p> <p>This event could be used to measure any user program event, such as accesses to a particular data structure (by writing to the PMSWINC_ELO register each time the data structure is accessed).</p> <p>To use the PMSWINC_ELO register and event, developers must insert instructions that write to the PMSWINC_ELO register into the source code.</p> <p>Since the SW_INCR event records writes to the PMSWINC_ELO register, there is no need to do a read/increment/write sequence to the PMSWINC_ELO register.</p>
0x0001	L1I_CACHE_REFILL	<p>Level 1 instruction cache refill</p> <p>Counts cache line refills in the level 1 instruction cache caused by a missed instruction fetch. Instruction fetches may include accessing multiple instructions, but the single cache line allocation is counted once.</p>
0x0002	L1I_TLB_REFILL	<p>Level 1 instruction TLB refill</p> <p>Counts level 1 instruction TLB refills from any Instruction fetch. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB.</p>
0x0003	L1D_CACHE_REFILL	<p>Level 1 data cache refill</p> <p>Counts level 1 data cache refills caused by speculatively executed load or store operations that missed in the level 1 data cache. This event only counts one event per cache line.</p> <p>Since the caches are write-back only for this processor, there are no write-through cache accesses.</p>
0x0004	L1D_CACHE	<p>Level 1 data cache access</p> <p>Counts level 1 data cache accesses from any load/store operations. Atomic operations that resolve in the CPUs caches (near atomic operations) counts as both a write access and read access. Each access to a cache line is counted including the multiple accesses caused by single instructions such as LDM or STM. Each access to other level 1 data or unified memory structures, for example refill buffers, write buffers, and write-back buffers, are also counted.</p>
0x0005	L1D_TLB_REFILL	<p>Level 1 data TLB refill</p> <p>Counts level 1 data TLB accesses that resulted in TLB refills. If there are multiple misses in the TLB that are resolved by the refill, then this event only counts once. This event counts for refills caused by preload instructions or hardware prefetch accesses. This event counts regardless of whether the miss hits in L2 or results in a translation table walk. This event will not count if the translation table walk results in a fault (such as a translation or access fault), since there is no new translation created for the TLB. This event will not count on an access from an AT(address translation) instruction.</p>
0x0008	INST_RETIRED	<p>Instruction architecturally executed</p> <p>Counts instructions that have been architecturally executed.</p>

Event number	Mnemonic	Description
0x0009	EXC_TAKEN	Exception taken Counts any taken architecturally visible exceptions such as IRQ, FIQ, SError, and other synchronous exceptions. Exceptions are counted whether or not they are taken locally.
0x000A	EXC_RETURN	Instruction architecturally executed, Condition code check pass, exception return Counts any architecturally executed exception return instructions. For example: AArch64: ERET
0x000B	CID_WRITE_RETIRED	Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR Counts architecturally executed writes to the CONTEXTIDR_EL1 register, which usually contain the kernel PID and can be output with hardware trace.
0x000C	PC_WRITE_RETIRED	Instruction architecturally executed, Condition code check pass, Software change of the PC Counts branch instructions that caused a change of Program Counter, which effectively causes a change in the control flow of the program.
0x000D	BR_IMMED_RETIRED	Branch instruction architecturally executed, immediate Counts architecturally executed direct branches.
0x000E	BR_RETURN_RETIRED	Branch instruction architecturally executed, procedure return, taken Counts architecturally executed procedure returns.
0x0010	BR_MIS_PRED	Branch instruction speculatively executed, mispredicted or not predicted Counts branches which are speculatively executed and mispredicted.
0x0011	CPU_CYCLES	Cycle Counts CPU clock cycles (not timer cycles). The clock measured by this event is defined as the physical clock driving the CPU logic.
0x0012	BR_PRED	Predictable branch instruction speculatively executed Counts all speculatively executed branches.
0x0013	MEM_ACCESS	Data memory access Counts memory accesses issued by the CPU load store unit, where those accesses are issued due to load or store operations. This event counts memory accesses no matter whether the data is received from any level of cache hierarchy or external memory. If memory accesses are broken up into smaller transactions than what were specified in the load or store instructions, then the event counts those smaller memory transactions. Memory accesses generated by the following instructions or activity are not counted: Instruction fetches, Cache maintenance instructions, Translation table walks or prefetches, Memory prefetch operations. This event counts the sum of the MEM_ACCESS_RD and MEM_ACCESS_WR events.
0x0014	L1I_CACHE	Level 1 instruction cache access Counts instruction fetches which access the level 1 instruction cache. Instruction cache accesses caused by cache maintenance operations are not counted.

Event number	Mnemonic	Description
0x0015	L1D_CACHE_WB	<p>Level 1 data cache write-back</p> <p>Counts write-backs of dirty data from the L1 data cache to the L2 cache. This occurs when either a dirty cache line is evicted from L1 data cache and allocated in the L2 cache or dirty data is written to the L2 and possibly to the next level of cache. This event counts both victim cache line evictions and cache write-backs from snoops or cache maintenance operations. The following cache operations are not counted:</p> <ol style="list-style-type: none"> 1. Invalidations which do not result in data being transferred out of the L1 (such as evictions of clean data), 2. Full line writes which write to L2 without writing L1, such as write streaming mode. <p>This event is the sum of the L1D_CACHE_WB_CLEAN and L1D_CACHE_WB_VICTIM events.</p>
0x0016	L2D_CACHE	<p>Level 2 data cache access</p> <p>Counts accesses to the level 2 cache due to data accesses. Level 2 cache is a unified cache for data and instruction accesses. Accesses are for misses in the first level data cache or translation resolutions due to accesses. This event also counts write back of dirty data from level 1 data cache to the L2 cache.</p> <p>This event is the sum of the L2D_CACHE_RD, L2D_CACHE_WR, L2D_CACHE_PRFM, IMP_L2D_CACHE_L1HWPRF, and L2D_CACHE_HWPRF events.</p>
0x0017	L2D_CACHE_REFILL	<p>Level 2 data cache refill</p> <p>Counts cache line refills into the level 2 cache. Level 2 cache is a unified cache for data and instruction accesses. Accesses are for misses in the level 1 data cache or translation resolutions due to accesses.</p> <p>This event is the sum of L2D_CACHE_REFILL_RD, L2D_CACHE_REFILL_WR, IMP_L2D_CACHE_REFILL_L1HWPRF, L2D_CACHE_REFILL_HWPRF, and L2D_CACHE_REFILL_PRFM.</p>
0x0018	L2D_CACHE_WB	<p>Level 2 data cache write-back</p> <p>Counts write-backs of data from the L2 cache to outside the CPU. This includes snoops to the L2 (from other CPUs) which return data even if the snoops cause an invalidation. L2 cache line invalidations which do not write data outside the CPU and snoops which return data from an L1 cache are not counted. Data would not be written outside the cache when invalidating a clean cache line.</p> <p>This event is the sum of the L2D_CACHE_WB_VICTIM and L2D_CACHE_WB_CLEAN events.</p>
0x0019	BUS_ACCESS	<p>Bus access</p> <p>Counts memory transactions issued by the CPU to the external bus, including snoop requests and snoop responses. Each beat of data is counted individually.</p>
0x001B	INST_SPEC	<p>Operation speculatively executed</p> <p>Counts operations that have been speculatively executed.</p>
0x001C	TTBR_WRITE_RETIRED	<p>Instruction architecturally executed, Condition code check pass, write to TTBR</p> <p>Counts architectural writes to TTBR0/1_EL1. If virtualization host extensions are enabled (by setting the HCR_EL2.E2H bit to 1), then accesses to TTBR0/1_EL1 that are redirected to TTBR0/1_EL2, or accesses to TTBR0/1_EL12, are counted. TTBRn registers are typically updated when the kernel is swapping user-space threads or applications.</p>

Event number	Mnemonic	Description
0x001D	BUS_CYCLES	Bus cycle Counts bus cycles in the CPU. Bus cycles represent a clock cycle in which a transaction could be sent or received on the interface from the CPU to the external bus. Since that interface is driven at the same clock speed as the CPU, this event is a duplicate of CPU_CYCLES.
0x001E	CHAIN	Chain a pair of event counters For odd-numbered counters, this event increments the count by one for each overflow of the preceding even-numbered counter. For even-numbered counters, there is no increment. This event is used when the even/odd pairs of registers are used as a single counter.
0x0020	L2D_CACHE_ALLOCATE	Level 2 data cache allocation without refill Counts level 2 cache line allocates that do not fetch data from outside the level 2 data or unified cache.
0x0021	BR_RETIRED	Instruction architecturally executed, branch Counts architecturally executed branches, whether the branch is taken or not. Instructions that explicitly write to the PC are also counted. Note that exception generating instructions, exception return instructions and context synchronization instructions are not counted.
0x0022	BR_MIS_PRED_RETIRED	Branch instruction architecturally executed, mispredicted Counts branches counted by BR_RETIRED which were mispredicted and caused a pipeline flush.
0x0023	STALL_FRONTEND	No operation sent for execution due to the frontend Counts cycles when frontend could not send any micro-operations to the rename stage because of frontend resource stalls caused by fetch memory latency or branch prediction flow stalls. STALL_FRONTEND_SLOTS counts SLOTS during the cycle when this event counts.
0x0024	STALL_BACKEND	No operation sent for execution due to the backend Counts cycles whenever the rename unit is unable to send any micro-operations to the backend of the pipeline because of backend resource constraints. Backend resource constraints can include issue stage fullness, execution stage fullness, or other internal pipeline resource fullness. All the backend slots were empty during the cycle when this event counts.
0x0025	L1D_TLB	Level 1 data TLB access Counts level 1 data TLB accesses caused by any memory load or store operation. Note that load or store instructions can be broken up into multiple memory operations. This event does not count TLB maintenance operations.
0x0026	L1I_TLB	Level 1 instruction TLB access Counts level 1 instruction TLB accesses, whether the access hits or misses in the TLB. This event counts both demand accesses and prefetch or preload generated accesses. This event is a superset of the L1I_TLB_REFILL event.
0x0027	L2I_CACHE	Level 2 instruction cache access Counts accesses to the level 2 cache due to instruction accesses. Level 2 cache is a unified cache for data and instruction accesses. Accesses are for misses in the first level instruction cache.

Event number	Mnemonic	Description
0x0028	L2I_CACHE_REFILL	Level 2 instruction cache refill Counts cache line refills into the level 2 cache. Level 2 cache is a unified cache for data and instruction accesses. Accesses are for misses in the level 1 instruction cache.
0x0029	L3D_CACHE_ALLOCATE	Level 3 data cache allocation without refill Counts level 3 cache line allocates that do not fetch data from outside the level 3 data or unified cache. For example, allocates due to streaming stores.
0x002A	L3D_CACHE_REFILL	Level 3 data cache refill Counts level 3 accesses that receive data from outside the L3 cache. This is implemented as the sum of L3D_CACHE_MISS and L3D_CACHE_REFILL_PRFM
0x002B	L3D_CACHE	Level 3 data cache access Counts level 3 cache accesses. Level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses. This is implemented as the sum of L3D_CACHE_RD, L3D_CACHE_PRFM and L3D_CACHE_ALLOCATE.
0x002D	L2D_TLB_REFILL	Level 2 data TLB refill Counts level 2 TLB refills caused by memory operations from both data and instruction fetch, except for those caused by TLB maintenance operations and hardware prefetches.
0x002F	L2D_TLB	Level 2 data TLB access Counts level 2 TLB accesses except those caused by TLB maintenance operations.
0x0031	REMOTE_ACCESS	Access to another socket in a multi-socket system Counts accesses to another chip, which is implemented as a different CMN mesh in the system. If the CHI bus response back to the core indicates that the data source is from another chip (mesh), then the counter is updated. If no data is returned, even if the system snoops another chip/mesh, then the counter is not updated.
0x0032	LL_CACHE	Last level cache access Counts transactions that were returned from outside the core cluster. This event counts transactions for external last level cache when the system register CPUECTLR.EXTLLC bit is set.
0x0033	LL_CACHE_MISS	Last level cache miss Counts transactions that were returned from outside the core cluster and missed in the last level cache
0x0034	DTLB_WALK	Data TLB access with at least one translation table walk Counts number of demand data translation table walks caused by a miss in the L2 TLB and performing at least one memory access. Translation table walks are counted even if the translation ended up taking a translation fault for reasons different than EPD, EOPD and NFD. Note that partial translations that cause a translation table walk are also counted. Also note that this event counts walks triggered by software preloads, but not walks triggered by hardware prefetchers, and that this event does not count walks triggered by TLB maintenance operations. This event does not include prefetches.

Event number	Mnemonic	Description
0x0035	ITLB_WALK	Instruction TLB access with at least one translation table walk <p>Counts number of instruction translation table walks caused by a miss in the L2 TLB and performing at least one memory access. Translation table walks are counted even if the translation ended up taking a translation fault for reasons different than EPD, EOPD and NFD. Note that partial translations that cause a translation table walk are also counted. Also note that this event does not count walks triggered by TLB maintenance operations.</p> <p>This event does not include prefetches.</p>
0x0036	LL_CACHE_RD	Last level cache access, read <p>Counts read transactions that were returned from outside the core cluster. This event counts for external last level cache when the system register CPUECTLR.EXTLLC bit is set. This event counts read transactions returned from outside the core if those transactions are either hit in the system level cache or missed in the SLC and are returned from any other external sources.</p> <p>This event counts the same as the L3D_CACHE event if CPUECTLR.EXTLLC bit is not set. This event is a superset of the LL_CACHE_MISS_RD event.</p>
0x0037	LL_CACHE_MISS_RD	Last level cache miss, read <p>Counts read transactions that were returned from outside the core cluster but missed in the system level cache. This event counts for external last level cache when the system register CPUECTLR.EXTLLC bit is set. This event counts read transactions returned from outside the core if those transactions are missed in the System level Cache. The data source of the transaction is indicated by a field in the CHI transaction returning to the CPU. This event does not count reads caused by cache maintenance operations.</p> <p>This event counts the same as the L3D_CACHE_REFILL event if CPUECTLR.EXTLLC bit is not set. This event is a subset of the LL_CACHE_RD event.</p>
0x0039	L1D_CACHE_LMISS_RD	Level 1 data cache long-latency read miss <p>Counts cache line refills into the level 1 data cache from any memory read operations, that incurred additional latency.</p> <p>Counts same as L1D_CACHE_REFILL_RD on this CPU.</p>
0x003A	OP_RETIRED	Micro-operation architecturally executed <p>Counts micro-operations that are architecturally executed. This is a count of number of micro-operations retired from the commit queue in a single cycle.</p>
0x003B	OP_SPEC	Micro-operation speculatively executed <p>Counts micro-operations speculatively executed. This is the count of the number of micro-operations dispatched in a cycle.</p>
0x003C	STALL	No operation sent for execution <p>Counts cycles when no operations are sent to the rename unit from the frontend or from the rename unit to the backend for any reason (either frontend or backend stall). This event is the sum of STALL_FRONTEND and STALL_BACKEND</p>
0x003D	STALL_SLOT_BACKEND	No operation sent for execution on a Slot due to the backend <p>Counts slots per cycle in which no operations are sent from the rename unit to the backend due to backend resource constraints. STALL_BACKEND counts during the cycle when STALL_SLOT_BACKEND counts at least 1.</p>

Event number	Mnemonic	Description
0x003E	STALL_SLOT_FRONTEND	No operation sent for execution on a Slot due to the frontend Counts slots per cycle in which no operations are sent to the rename unit from the frontend due to frontend resource constraints.
0x003F	STALL_SLOT	No operation sent for execution on a Slot Counts slots per cycle in which no operations are sent to the rename unit from the frontend or from the rename unit to the backend for any reason (either frontend or backend stall). STALL_SLOT is the sum of STALL_SLOT_FRONTEND and STALL_SLOT_BACKEND.
0x0040	L1D_CACHE_RD	Level 1 data cache access, read Counts level 1 data cache accesses from any load operation. Atomic load operations that resolve in the CPUs caches counts as both a write access and read access.
0x0041	L1D_CACHE_WR	Level 1 data cache access, write Counts level 1 data cache accesses generated by store operations. This event also counts accesses caused by a DC ZVA (data cache zero, specified by virtual address) instruction. Near atomic operations that resolve in the CPUs caches count as a write access and read access. This event is a subset of the L1D_CACHE event, except this event only counts memory-write operations.
0x0042	L1D_CACHE_REFILL_RD	Level 1 data cache refill, read Counts level 1 data cache refills caused by speculatively executed load instructions where the memory read operation misses in the level 1 data cache. This event only counts one event per cache line.
0x0043	L1D_CACHE_REFILL_WR	Level 1 data cache refill, write Counts level 1 data cache refills caused by speculatively executed store instructions where the memory write operation misses in the level 1 data cache. This event only counts one event per cache line.
0x0044	L1D_CACHE_REFILL_INNER	Level 1 data cache refill, inner Counts level 1 data cache refills where the cache line data came from caches inside the immediate cluster of the core.
0x0045	L1D_CACHE_REFILL_OUTER	Level 1 data cache refill, outer Counts level 1 data cache refills for which the cache line data came from outside the immediate cluster of the core, like an SLC in the system interconnect or DRAM.
0x0046	L1D_CACHE_WB_VICTIM	Level 1 data cache write-back, victim Counts dirty cache line evictions from the level 1 data cache caused by a new cache line allocation. This event does not count evictions caused by cache maintenance operations.
0x0047	L1D_CACHE_WB_CLEAN	Level 1 data cache write-back, cleaning and coherency Counts write-backs from the level 1 data cache that are a result of a coherency operation made by another CPU. Event count includes cache maintenance operations.

Event number	Mnemonic	Description
0x0048	L1D_CACHE_INVALID	<p>Level 1 data cache invalidate</p> <p>Counts each explicit invalidation of a cache line in the level 1 data cache caused by:</p> <ul style="list-style-type: none"> Cache Maintenance Operations (CMO) that operate by a virtual address. Broadcast cache coherency operations from another CPU in the system. <p>This event does not count for the following conditions:</p> <ol style="list-style-type: none"> A cache refill invalidates a cache line. A CMO which is executed on that CPU and invalidates a cache line specified by set/way. <p>Note that CMOs that operate by set/way cannot be broadcast from one CPU to another.</p>
0x0050	L2D_CACHE_RD	<p>Level 2 data cache access, read</p> <p>Counts level 2 data cache accesses due to memory read operations. Level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 data cache or translation resolutions due to accesses.</p> <p>This event is a subset of the L2D_CACHE event, but this event only counts memory read operations.</p>
0x0051	L2D_CACHE_WR	<p>Level 2 data cache access, write</p> <p>Counts level 2 cache accesses due to memory write operations. Level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 data cache or translation resolutions due to accesses.</p> <p>This event is a subset of the L2D_CACHE event, but this event only counts memory write operations.</p>
0x0052	L2D_CACHE_REFILL_RD	<p>Level 2 data cache refill, read</p> <p>Counts refills for memory accesses due to memory read operation counted by L2D_CACHE_RD. Level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 data cache or translation resolutions due to accesses.</p> <p>This event is a subset of the L2D_CACHE_REFILL event. This event does not count L2 refills caused by stashes into L2.</p>
0x0053	L2D_CACHE_REFILL_WR	<p>Level 2 data cache refill, write</p> <p>Counts refills for memory accesses due to memory write operation counted by L2D_CACHE_WR. Level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 data cache or translation resolutions due to accesses.</p> <p>This event does not count on this CPU</p>
0x0056	L2D_CACHE_WB_VICTIM	<p>Level 2 data cache write-back, victim</p> <p>Counts evictions from the level 2 cache because of a line being allocated into the L2 cache.</p> <p>This event is a subset of the L2D_CACHE_WB event.</p>

Event number	Mnemonic	Description
0x0057	L2D_CACHE_WB_CLEAN	Level 2 data cache write-back, cleaning and coherency Counts write-backs from the level 2 cache that are a result of either: <ol style="list-style-type: none"> 1. Cache maintenance operations, 2. Snoop responses or, 3. Direct cache transfers to another CPU due to a forwarding snoop request. This event is a subset of the L2D_CACHE_WB event.
0x0058	L2D_CACHE_INVALID	Level 2 data cache invalidate Counts each explicit invalidation of a cache line in the level 2 cache by cache maintenance operations that operate by a virtual address, or by external coherency operations. This event does not count if either: <ol style="list-style-type: none"> 1. A cache refill invalidates a cache line or, 2. A Cache Maintenance Operation (CMO), which invalidates a cache line specified by set/way, is executed on that CPU. CMOs that operate by set/way cannot be broadcast from one CPU to another.
0x0060	BUS_ACCESS_RD	Bus access, read Counts memory read transactions seen on the external bus. Each beat of data is counted individually.
0x0061	BUS_ACCESS_WR	Bus access, write Counts memory write transactions seen on the external bus. Each beat of data is counted individually.
0x0066	MEM_ACCESS_RD	Data memory access, read Counts memory accesses issued by the CPU due to load operations. The event counts any memory load access, no matter whether the data is received from any level of cache hierarchy or external memory. The event also counts atomic load operations. If memory accesses are broken up by the load/store unit into smaller transactions that are issued by the bus interface, then the event counts those smaller transactions. The following instructions are not counted: 1) Instruction fetches, 2) Cache maintenance instructions, 3) Translation table walks or prefetches, 4) Memory prefetch operations. This event is a subset of the MEM_ACCESS event but the event only counts memory-read operations.
0x0067	MEM_ACCESS_WR	Data memory access, write Counts memory accesses issued by the CPU due to store operations. The event counts any memory store access, no matter whether the data is located in any level of cache or external memory. The event also counts atomic load and store operations. If memory accesses are broken up by the load/store unit into smaller transactions that are issued by the bus interface, then the event counts those smaller transactions.
0x006E	STREX_FAIL_SPEC	Exclusive operation speculatively executed, Store-Exclusive fail Counts store-exclusive operations that have been speculatively executed and have not successfully completed the store operation.
0x006F	STREX_SPEC	Exclusive operation speculatively executed, Store-Exclusive Counts store-exclusive operations that have been speculatively executed.

Event number	Mnemonic	Description
0x0070	LD_SPEC	Operation speculatively executed, load Counts speculatively executed load operations including Single Instruction Multiple Data (SIMD) load operations.
0x0071	ST_SPEC	Operation speculatively executed, store Counts speculatively executed store operations including Single Instruction Multiple Data (SIMD) store operations.
0x0072	LDST_SPEC	Operation speculatively executed, load or store Counts load and store operations that have been speculatively executed.
0x0073	DP_SPEC	Operation speculatively executed, integer data processing Counts speculatively executed logical or arithmetic instructions such as MOV/MVN operations.
0x0074	ASE_SPEC	Operation speculatively executed, Advanced SIMD data processing The counter counts each operation counted by INST_SPEC that is an Advanced SIMD data-processing operation. It does not count SVE operations counted by SVE_SPEC, or SME operations counted by SME_SPEC.
0x0075	VFP_SPEC	Operation speculatively executed, scalar floating-point Counts speculatively executed floating point operations. This event does not count operations that move data to or from floating point (vector) registers.
0x0076	PC_WRITE_SPEC	Operation speculatively executed, Software change of the PC Counts speculatively executed operations which cause software changes of the PC. Those operations include all taken branch operations.
0x0077	CRYPTO_SPEC	Operation speculatively executed, Cryptographic instruction Counts speculatively executed cryptographic operations except for PMULL and VMULL operations.
0x007C	ISB_SPEC	Barrier speculatively executed, ISB Counts ISB operations that are executed.
0x007D	DSB_SPEC	Barrier speculatively executed, DSB Counts DSB operations that are speculatively issued to Load/Store unit in the CPU.
0x007E	DMB_SPEC	Barrier speculatively executed, DMB Counts DMB operations that are speculatively issued to the Load/Store unit in the CPU. This event does not count implied barriers from load acquire/store release operations.
0x0081	EXC_UNDEF	Exception taken, other synchronous Counts the number of synchronous exceptions which are taken locally that are due to attempting to execute an instruction that is UNDEFINED. Attempting to execute instruction bit patterns that have not been allocated. Attempting to execute instructions when they are disabled. Attempting to execute instructions at an inappropriate Exception level. Attempting to execute an instruction when the value of PSTATE.IL is 1.
0x0082	EXC_SVC	Exception taken, Supervisor Call Counts SVC exceptions taken locally.
0x0083	EXC_PABORT	Exception taken, Instruction Abort Counts synchronous exceptions that are taken locally and caused by Instruction Aborts.

Event number	Mnemonic	Description
0x0084	EXC_DABORT	Exception taken, Data Abort or SError Counts exceptions that are taken locally and are caused by data aborts or SErrors. Conditions that could cause those exceptions are attempting to read or write memory where the MMU generates a fault, attempting to read or write memory with a misaligned address, interrupts from the nSEI inputs and internally generated SErrors.
0x0086	EXC_IRQ	Exception taken, IRQ Counts IRQ exceptions including the virtual IRQs that are taken locally.
0x0087	EXC_FIQ	Exception taken, FIQ Counts FIQ exceptions including the virtual FIQs that are taken locally.
0x0088	EXC_SMC	Exception taken, Secure Monitor Call Counts SMC exceptions take to EL3.
0x008A	EXC_HVC	Exception taken, Hypervisor Call Counts HVC exceptions taken to EL2.
0x008B	EXC_TRAP_PABORT	Exception taken, Instruction Abort not Taken locally Counts exceptions which are traps not taken locally and are caused by Instruction Aborts. For example, attempting to execute an instruction with a misaligned PC.
0x008C	EXC_TRAP_DABORT	Exception taken, Data Abort or SError not Taken locally Counts exceptions which are traps not taken locally and are caused by Data Aborts or SError interrupts. Conditions that could cause those exceptions are: <ol style="list-style-type: none"> 1. Attempting to read or write memory where the MMU generates a fault, 2. Attempting to read or write memory with a misaligned address, 3. Interrupts from the SEI input. 4. internally generated SErrors.
0x008D	EXC_TRAP_OTHER	Exception taken, other traps not Taken locally Counts the number of synchronous trap exceptions which are not taken locally and are not SVC, SMC, HVC, data aborts, Instruction Aborts, or interrupts.
0x008E	EXC_TRAP_IRQ	Exception taken, IRQ not Taken locally Counts IRQ exceptions including the virtual IRQs that are not taken locally.
0x008F	EXC_TRAP_FIQ	Exception taken, FIQ not Taken locally Counts FIQs which are not taken locally but taken from EL0, EL1, or EL2 to EL3 (which would be the normal behavior for FIQs when not executing in EL3).
0x0090	RC_LD_SPEC	Release consistency operation speculatively executed, Load-Acquire Counts any load acquire operations that are speculatively executed. For example: LDAR, LDARH, LDARB
0x0091	RC_ST_SPEC	Release consistency operation speculatively executed, Store-Release Counts any store release operations that are speculatively executed. For example: STLR, STLRH, STLRB
0x00A0	L3D_CACHE_RD	Level 3 data cache access, read Counts level 3 cache accesses caused by any memory read operation. Level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses.
0x4000	SAMPLE_POP	Statistical Profiling sample population Counts statistical profiling sample population, the count of all operations that could be sampled but may or may not be chosen for sampling.

Event number	Mnemonic	Description
0x4001	SAMPLE_FEED	Statistical Profiling sample taken Counts statistical profiling samples taken for sampling.
0x4002	SAMPLE_FILTRATE	Statistical Profiling sample taken and not removed by filtering Counts statistical profiling samples taken which are not removed by filtering.
0x4003	SAMPLE_COLLISION	Statistical Profiling sample collided with previous sample Counts statistical profiling samples that have collided with a previous sample and so therefore not taken.
0x4004	CNT_CYCLES	Constant frequency cycles Increments at a constant frequency equal to the rate of increment of the System Counter, CNTPCT_ELO.
0x4005	STALL_BACKEND_MEM	Memory stall cycles Counts cycles when the backend is stalled because there is a demand data miss in the last level core cache.
0x4006	L1I_CACHE_LMISS	Level 1 instruction cache long-latency miss Counts cache line refills into the level 1 instruction cache, that incurred additional latency. Counts the same as L1I_CACHE_REFILL in this CPU.
0x4009	L2D_CACHE_LMISS_RD	Level 2 data cache long-latency read miss Counts cache line refills into the level 2 unified cache from any memory read operations that incurred additional latency. Counts the same as L2D_CACHE_REFILL_RD in this CPU
0x400A	L2I_CACHE_LMISS	Level 2 instruction cache long-latency miss Counts cache line refills into the level 2 unified cache from any instruction read operations that incurred additional latency.
0x400B	L3D_CACHE_LMISS_RD	Level 3 data cache long-latency read miss Counts any cache line refill into the level 3 cache from memory read operations that incurred additional latency. This event counts the same as L3D_CACHE_REFILL for this CPU.
0x400C	TRB_WRAP	Trace buffer current write pointer wrapped This event is generated each time the current write pointer is wrapped to the base pointer.
0x400D	PMU_OVFS	PMU overflow, counters accessible to EL1 and EL0 This event is generated each time an event causes a PMEVCTNR<n>_EL1 counter overflow when PMINTENSET_EL1[n] is set to 1, for each implemented PMU counter n in the range $0 \leq n < \text{UInt}(\text{MDCR_EL2.HPMN})$, and the Cycle Counter (n = 31). Note: This event is exported to the trace unit, but cannot be counted in the PMU.
0x400E	TRB_TRIG	Trace buffer Trigger Event This event is generated when a Trace Buffer Extension Trigger Event occurs.

Event number	Mnemonic	Description
0x400F	PMU_HOVFS	PMU overflow, counters reserved for use by EL2 This event is generated each time an event causes a PMEVCTNR<n>_EL1 counter overflow when PMINTENSET_EL1[n] is set to 1, for each implemented PMU counter n in the range $\text{UInt}(\text{MDCR_EL2.HPMN}) \leq n < \text{UInt}(\text{PMCR_EL0.N})$. This event is not transmitted to a PE Trace Unit while $\text{TRCFR_EL2.E2TRE} == 0b0$. Note: This event is exported to the trace unit, but cannot be counted in the PMU.
0x4010	TRCEXTOUT0	Trace unit external output 0 This event is generated each time an event is signaled by ETE external event 0.
0x4011	TRCEXTOUT1	Trace unit external output 1 This event is generated each time an event is signaled by ETE external event 1.
0x4012	TRCEXTOUT2	Trace unit external output 2 This event is generated each time an event is signaled by ETE external event 2.
0x4013	TRCEXTOUT3	Trace unit external output 3 This event is generated each time an event is signaled by ETE external event 3.
0x4018	CTI_TRIGOUT4	Cross-trigger Interface output trigger 4 This event is generated each time an event is signaled on CTI output trigger 4.
0x4019	CTI_TRIGOUT5	Cross-trigger Interface output trigger 5 This event is generated each time an event is signaled on CTI output trigger 5.
0x401A	CTI_TRIGOUT6	Cross-trigger Interface output trigger 6 This event is generated each time an event is signaled on CTI output trigger 6.
0x401B	CTI_TRIGOUT7	Cross-trigger Interface output trigger 7 This event is generated each time an event is signaled on CTI output trigger 7.
0x4020	LDST_ALIGN_LAT	Access with additional latency from alignment Counts the number of memory read and write accesses in a cycle that incurred additional latency, due to the alignment of the address and the size of data being accessed, which results in store crossing a single cache line.
0x4021	LD_ALIGN_LAT	Load with additional latency from alignment Counts the number of memory read accesses in a cycle that incurred additional latency, due to the alignment of the address and size of data being accessed, which results in load crossing a single cache line.
0x4022	ST_ALIGN_LAT	Store with additional latency from alignment Counts the number of memory write access in a cycle that incurred additional latency, due to the alignment of the address and size of data being accessed incurred additional latency.
0x4024	MEM_ACCESS_CHECKED	Checked data memory access Counts the number of memory read and write accesses counted by MEM_ACCESS that are tag checked by the Memory Tagging Extension (MTE). This event is implemented as the sum of MEM_ACCESS_CHECKED_RD and MEM_ACCESS_CHECKED_WR.
0x4025	MEM_ACCESS_CHECKED_RD	Checked data memory access, read Counts the number of memory read accesses in a cycle that are tag checked by the Memory Tagging Extension (MTE).

Event number	Mnemonic	Description
0x4026	MEM_ACCESS_CHECKED_WR	Checked data memory access, write Counts the number of memory write accesses in a cycle that is tag checked by the Memory Tagging Extension (MTE).
0x8005	ASE_INST_SPEC	Operation speculatively executed, Advanced SIMD The counter counts each Speculatively executed operation due to an A64 Advanced SIMD instruction. It is IMPLEMENTATION DEFINED whether the counter counts operations due to Advanced SIMD scalar instructions.
0x8006	SVE_INST_SPEC	Operation speculatively executed, SVE, including load and store The counter counts each Speculatively executed operation due to an SVE instruction. It is IMPLEMENTATION DEFINED whether the counter counts operations due to non-SIMD SVE instructions. Instructions classified as SME instructions and counted by SME_INST_SPEC are not counted by this event.
0x8007	ASE_SVE_INST_SPEC	Operation speculatively executed, Advanced SIMD or SVE The counter counts each Speculatively executed operation counted by either ASE_INST_SPEC or SVE_INST_SPEC.
0x8010	FP_SPEC	Floating-point operation speculatively executed, including SIMD The counter counts each Speculatively executed floating-point operation due to an A64 scalar, Advanced SIMD, SVE or SME instruction listed in SVE floating-point instructions.
0x8014	FP_HP_SPEC	Floating-point operation speculatively executed, half precision Counts speculatively executed half precision floating point operations.
0x8018	FP_SP_SPEC	Floating-point operation speculatively executed, single precision Counts speculatively executed single precision floating point operations.
0x801C	FP_DP_SPEC	Floating-point operation speculatively executed, double precision Counts speculatively executed double precision floating point operations.
0x8056	SVE_SPEC	Operation speculatively executed, SVE The counter counts each operation counted by INST_SPEC that is a scalable vector data processing operation. It does not count: <ul style="list-style-type: none"> • SME operations counted by SME_SPEC. • Neon operation counted by ASE_SPEC • Load/store operations

Event number	Mnemonic	Description
0x8057	ASE_SVE_SPEC	Operation speculatively executed, Advanced SIMD or SVE data processing The counter counts each operation counted by INST_SPEC that is an Advanced SIMD or scalable vector data processing operation. It does not count: <ul style="list-style-type: none"> • SME operations counted by SME_SPEC. • Load/store operations See ASE_SPEC and SVE_SPEC for these classifications.
0x8074	SVE_PRED_SPEC	Operation speculatively executed, SVE predicated Counts speculatively executed predicated SVE operations.
0x8075	SVE_PRED_EMPTY_SPEC	Operation speculatively executed, SVE predicated with no active predicates Counts speculatively executed predicated SVE operations with no active predicate elements.
0x8076	SVE_PRED_FULL_SPEC	Operation speculatively executed, SVE predicated with all active predicates Counts speculatively executed predicated SVE operations with all predicate elements active.
0x8077	SVE_PRED_PARTIAL_SPEC	Operation speculatively executed, SVE predicated with partially active predicates Counts speculatively executed predicated SVE operations with at least one but not all active predicate elements.
0x8078	SVE_UNPRED_SPEC	Operation speculatively executed, SVE unpredicated The counter counts each Speculatively executed SIMD data-processing, load, or store operation due to an SVE instruction without a Governing predicate operand. This counts the SME operations requiring PSTATE.ZA to be set. It does not count Advanced SIMD operations.
0x8079	SVE_PRED_NOT_FULL_SPEC	SVE predicated operations speculatively executed with no active or partially active predicates Counts speculatively executed predicated SVE operations with at least one non active predicate elements.
0x8080	SVE_LDST_SPEC	Operation speculatively executed, SVE load, store, or prefetch The counter counts each Speculatively executed load, store, or prefetch operation counted by any of SVE_LD_SPEC, SVE_PRF_SPEC, or SVE_ST_SPEC. This includes Load/Store operations to Z register but does not count Load/Store operations to ZT and ZA registers.
0x8081	SVE_LD_SPEC	Operation speculatively executed, SVE load The counter counts each Speculatively executed operation that reads from memory due to an SVE load instruction.
0x8082	SVE_ST_SPEC	Operation speculatively executed, SVE store The counter counts each Speculatively executed operation that writes to memory due to an SVE store instruction.
0x8083	SVE_PRF_SPEC	Operation speculatively executed, SVE prefetch The counter counts each Speculatively executed prefetch operation due to any of the following A64 instructions: <ul style="list-style-type: none"> • SVE: PRFB, PRFD, PRFH, or PRFW.

Event number	Mnemonic	Description
0x80BC	SVE_LDFF_SPEC	Operation speculatively executed, SVE first-fault load Counts speculatively executed SVE first fault or non-fault load operations.
0x80BD	SVE_LDFF_FAULT_SPEC	Operation speculatively executed, SVE first-fault load which set FFR bit to 0b0 Counts speculatively executed SVE first fault or non-fault load operations that clear at least one bit in the FFR.
0x80C0	FP_SCALE_OPS_SPEC	Scalable floating-point element ALU operations speculatively executed Counts speculatively executed scalable single precision floating point operations.
0x80C1	FP_FIXED_OPS_SPEC	Non-scalable floating-point element ALU operations speculatively executed Counts speculatively executed non-scalable single precision floating point operations.
0x80E3	ASE_SVE_INT8_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 8-bit Counts speculatively executed Advanced SIMD or SVE integer operations with the largest data type an 8-bit integer.
0x80E7	ASE_SVE_INT16_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 16-bit Counts speculatively executed Advanced SIMD or SVE integer operations with the largest data type a 16-bit integer.
0x80EB	ASE_SVE_INT32_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 32-bit Counts speculatively executed Advanced SIMD or SVE integer operations with the largest data type a 32-bit integer.
0x80EF	ASE_SVE_INT64_SPEC	Integer operation speculatively executed, Advanced SIMD or SVE 64-bit Counts speculatively executed Advanced SIMD or SVE integer operations with the largest data type a 64-bit integer.
0x8108	BR_IMMED_TAKEN_RETIRED	Branch instruction architecturally executed, immediate, taken Counts architecturally executed direct branches that were taken.
0x810C	BR_INDNR_TAKEN_RETIRED	Branch instruction architecturally executed, indirect excluding procedure return, taken Counts architecturally executed indirect branches excluding procedure returns that were taken.
0x8110	BR_IMMED_PRED_RETIRED	Branch instruction architecturally executed, predicted immediate Counts architecturally executed direct branches that were correctly predicted.
0x8111	BR_IMMED_MIS_PRED_RETIRED	Branch instruction architecturally executed, mispredicted immediate Counts architecturally executed direct branches that were mispredicted and caused a pipeline flush.
0x8112	BR_IND_PRED_RETIRED	Branch instruction architecturally executed, predicted indirect Counts architecturally executed indirect branches including procedure returns that were correctly predicted.
0x8113	BR_IND_MIS_PRED_RETIRED	Branch instruction architecturally executed, mispredicted indirect Counts architecturally executed indirect branches including procedure returns that were mispredicted and caused a pipeline flush.
0x8114	BR_RETURN_PRED_RETIRED	Branch instruction architecturally executed, predicted procedure return Counts architecturally executed procedure returns that were correctly predicted.
0x8115	BR_RETURN_MIS_PRED_RETIRED	Branch instruction architecturally executed, mispredicted procedure return Counts architecturally executed procedure returns that were mispredicted and caused a pipeline flush.

Event number	Mnemonic	Description
0x8116	BR_INDNR_PRED_RETIRE	Branch instruction architecturally executed, predicted indirect excluding procedure return Counts architecturally executed indirect branches excluding procedure returns that were correctly predicted.
0x8117	BR_INDNR_MIS_PRED_RETIRE	Branch instruction architecturally executed, mispredicted indirect excluding procedure return Counts architecturally executed indirect branches excluding procedure returns that were mispredicted and caused a pipeline flush.
0x811C	BR_PRED_RETIRE	Branch instruction architecturally executed, predicted branch Counts branch instructions counted by BR_RETIRE which were correctly predicted.
0x811D	BR_IND_RETIRE	Instruction architecturally executed, indirect branch Counts architecturally executed indirect branches including procedure returns.
0x8120	INST_FETCH_PERCYC	Event in progress, INST FETCH Counts number of instruction fetches outstanding per cycle, which will provide an average latency of instruction fetch.
0x8121	MEM_ACCESS_RD_PERCYC	Event in progress, MEM ACCESS RD Counts the number of outstanding loads or memory read accesses per cycle.
0x8124	INST_FETCH	Instruction memory access Counts Instruction memory accesses that the PE makes.
0x8125	BUS_REQ_RD_PERCYC	Bus read transactions in progress Counts memory read transaction requests issued by the CPU to the external bus in progress on a processor cycle.
0x8128	DTLB_WALK_PERCYC	Event in progress, DTLB WALK Counts the number of data translation table walks in progress per cycle.
0x8129	ITLB_WALK_PERCYC	Event in progress, ITLB WALK Counts the number of instruction translation table walks in progress per cycle.
0x812A	SAMPLE_FEED_BR	Statistical Profiling sample taken, branch Counts statistical profiling samples taken which are branches.
0x812B	SAMPLE_FEED_LD	Statistical Profiling sample taken, load Counts statistical profiling samples taken which are loads or load atomic operations.
0x812C	SAMPLE_FEED_ST	Statistical Profiling sample taken, store Counts statistical profiling samples taken which are stores or store atomic operations.
0x812D	SAMPLE_FEED_OP	Statistical Profiling sample taken, matching operation type Counts statistical profiling samples taken which are matching any operation type filters supported.
0x812E	SAMPLE_FEED_EVENT	Statistical Profiling sample taken, matching events Counts statistical profiling samples taken which are matching event packet filter constraints.
0x812F	SAMPLE_FEED_LAT	Statistical Profiling sample taken, exceeding minimum latency Counts statistical profiling samples taken which are exceeding minimum latency set by operation latency filter constraints.

Event number	Mnemonic	Description
0x8134	DTLB_HWUPD	Data TLB hardware update of translation table Counts number of memory accesses triggered by a data translation table walk and performing an update of a translation table entry. Memory accesses are counted even if the translation ended up taking a translation fault for reasons different than EPD, EOPD and NFD. Note that this event counts accesses triggered by software preloads, but not accesses triggered by hardware prefetchers.
0x8135	ITLB_HWUPD	Instruction TLB hardware update of translation table Counts number of memory accesses triggered by an instruction translation table walk and performing an update of a translation table entry. Memory accesses are counted even if the translation ended up taking a translation fault for reasons different than EPD, EOPD and NFD.
0x8136	DTLB_STEP	Data TLB translation table walk, step Counts number of memory accesses triggered by a demand data translation table walk and performing a read of a translation table entry. Memory accesses are counted even if the translation ended up taking a translation fault for reasons different than EPD, EOPD and NFD. Note that this event counts accesses triggered by software preloads, but not accesses triggered by hardware prefetchers.
0x8137	ITLB_STEP	Instruction TLB translation table walk, step Counts number of memory accesses triggered by an instruction translation table walk and performing a read of a translation table entry. Memory accesses are counted even if the translation ended up taking a translation fault for reasons different than EPD, EOPD and NFD.
0x8138	DTLB_WALK_LARGE	Data TLB large page translation table walk Counts number of demand data translation table walks caused by a miss in the L2 TLB and yielding a large page. The set of large pages is defined as all pages with a final size higher than or equal to 2MB. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. If DTLB_WALK_BLOCK is implemented, then it is an alias for this event in this family. Note that partial translations that cause a translation table walk are also counted. Also note that this event counts walks triggered by software preloads, but not walks triggered by hardware prefetchers, and that this event does not count walks triggered by TLB maintenance operations.
0x8139	ITLB_WALK_LARGE	Instruction TLB large page translation table walk Counts number of instruction translation table walks caused by a miss in the L2 TLB and yielding a large page. The set of large pages is defined as all pages with a final size higher than or equal to 2MB. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_WALK_BLOCK event. Note that partial translations that cause a translation table walk are also counted. Also note that this event does not count walks triggered by TLB maintenance operations.
0x813A	DTLB_WALK_SMALL	Data TLB small page translation table walk Counts number of data translation table walks caused by a miss in the L2 TLB and yielding a small page. The set of small pages is defined as all pages with a final size lower than 2MB. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. If DTLB_WALK_PAGE event is implemented, then it is an alias for this event in this family. Note that partial translations that cause a translation table walk are also counted. Also note that this event counts walks triggered by software preloads, but not walks triggered by hardware prefetchers, and that this event does not count walks triggered by TLB maintenance operations.

Event number	Mnemonic	Description
0x813B	ITLB_WALK_SMALL	Instruction TLB small page translation table walk Counts number of instruction translation table walks caused by a miss in the L2 TLB and yielding a small page. The set of small pages is defined as all pages with a final size lower than 2MB. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_WALK_PAGE event. Note that partial translations that cause a translation table walk are also counted. Also note that this event does not count walks triggered by TLB maintenance operations.
0x8140	L1D_CACHE_RW	Level 1 data cache demand access Counts level 1 data demand cache accesses from any load or store operation. Near atomic operations that resolve in the CPUs caches counts as both a write access and read access. This event is implemented as L1D_CACHE_RD + L1D_CACHE_WR
0x8146	L1D_CACHE_REFILL_PRFM	Level 1 data cache refill, software preload Counts level 1 data cache refills where the cache line access was generated by software preload or prefetch instructions.
0x8148	L2D_CACHE_RW	Level 2 data cache demand access Counts level 2 cache demand accesses from any load/store operations. Level 2 cache is a unified cache for data and instruction accesses, accesses are for misses in the level 1 data cache or translation resolutions due to accesses. This event is the sum of the L2D_CACHE_RD and L2D_CACHE_WR events.
0x8149	L2I_CACHE_RD	Level 2 instruction cache demand fetch Counts level 2 cache accesses that are due to a demand instruction cache access.
0x814A	L2D_CACHE_PRFM	Level 2 data cache software preload Counts level 2 data cache accesses generated by software preload or prefetch instructions.
0x814E	L2D_CACHE_REFILL_PRFM	Level 2 data cache refill, software preload Counts refills due to accesses generated as a result of software preload or prefetch instructions as counted by L2D_CACHE_PRFM.
0x8152	L3D_CACHE_MISS	Level 3 data cache demand access miss Counts level 3 cache accesses that missed in the level 3 cache.
0x8154	L1D_CACHE_HWPRF	Level 1 data cache hardware prefetch Counts level 1 data cache accesses from any load/store operations generated by the hardware prefetcher.
0x8155	L2D_CACHE_HWPRF	Level 2 data cache hardware prefetch Counts level 2 data cache accesses generated by L2D hardware prefetchers.
0x8158	STALL_FRONTEND_MEMBOUND	Frontend stall cycles, memory bound Counts cycles when the frontend could not send any micro-operations to the rename stage due to resource constraints in the memory resources.
0x8159	STALL_FRONTEND_L1I	Frontend stall cycles, level 1 instruction cache Counts cycles when the frontend is stalled because there is an instruction fetch request pending in the level 1 instruction cache.
0x815B	STALL_FRONTEND_MEM	Frontend stall cycles, last level PE cache or memory Counts cycles when the frontend is stalled because there is an instruction fetch request pending in the last level core cache.

Event number	Mnemonic	Description
0x815C	STALL_FRONTEND_TLB	Frontend stall cycles, TLB Counts when the frontend is stalled on any TLB misses being handled. This event also counts the TLB accesses made by hardware prefetches.
0x8160	STALL_FRONTEND_CPUBOUND	Frontend stall cycles, processor bound Counts cycles when the frontend could not send any micro-operations to the rename stage due to resource constraints in the CPU resources excluding memory resources.
0x8161	STALL_FRONTEND_FLOW	Frontend stall cycles, flow control Counts cycles when the frontend could not send any micro-operations to the rename stage due to resource constraints in the branch prediction unit.
0x8162	STALL_FRONTEND_FLUSH	Frontend stall cycles, flush recovery Counts cycles when the frontend could not send any micro-operations to the rename stage as the frontend is recovering from a machine flush or resteer. Example scenarios that cause a flush include branch mispredictions, taken exceptions, micro-architectural flush etc.
0x8164	STALL_BACKEND_MEMBOUND	Backend stall cycles, memory bound Counts cycles when the backend could not accept any micro-operations due to resource constraints in the memory resources.
0x8165	STALL_BACKEND_L1D	Backend stall cycles, level 1 data cache Counts cycles when the backend is stalled because there is a demand data miss in the level 1 data cache.
0x8167	STALL_BACKEND_TLB	Backend stall cycles, TLB Counts cycles when the backend is stalled on any demand TLB misses being handled.
0x8168	STALL_BACKEND_ST	Backend stall cycles, store Counts cycles when the backend is stalled and there is a store that has not reached the pre-commit stage.
0x816A	STALL_BACKEND_CPUBOUND	Backend stall cycles, processor bound Counts cycles when the backend could not accept any micro-operations due to any resource constraints in the CPU excluding memory resources.
0x816B	STALL_BACKEND_BUSY	Backend stall cycles, backend busy Counts cycles when the backend could not accept any micro-operations because the issue queues are full to take any operations for execution.
0x816D	STALL_BACKEND_RENAME	Backend stall cycles, rename full Counts cycles when backend is stalled even when operations are available from the frontend but at least one is not ready to be sent to the backend because no rename register is available.
0x8170	CAS_NEAR_FAIL	Atomic memory Operation speculatively executed, Compare and Swap fail Counts compare and swap instructions that executed locally to the PE and did not update the location accessed.
0x8171	CAS_NEAR_PASS	Atomic memory Operation speculatively executed, Compare and Swap pass Counts compare and swap instructions that executed locally to the PE and updated the location accessed.
0x8172	CAS_NEAR_SPEC	Atomic memory Operation speculatively executed, Compare and Swap near Counts compare and swap instructions that executed locally to the PE.
0x8173	CAS_FAR_SPEC	Atomic memory Operation speculatively executed, Compare and Swap far Counts compare and swap instructions that did not execute locally to the PE.

Event number	Mnemonic	Description
0x8174	CAS_SPEC	Atomic memory Operation speculatively executed, Compare and Swap Counts the total compare and swap instructions that were executed.
0x8175	LSE_LD_SPEC	Atomic memory Operation speculatively executed, load Counts the total atomic memory instructions that return a value that were speculatively executed.
0x8176	LSE_ST_SPEC	Atomic memory Operation speculatively executed, store Counts the total atomic memory instructions that do not return a value that were speculatively executed.
0x8177	LSE_LDST_SPEC	Atomic memory Operation speculatively executed, load or store Counts the total atomic memory instructions that were speculatively executed.
0x8188	DTLB_WALK_BLOCK	Data TLB block translation table walk Counts number of demand data translation table walks caused by a miss in the L2 TLB and yielding a block descriptor at level 1 or level 2 of the translation. This means that the walk yielded a final size higher than or equal to 2MB. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. In this family, this is an alias to DTLB_WALK_LARGE event. Note that partial translations that cause a translation table walk are also counted. Also note that this event counts walks triggered by software preloads, but not walks triggered by hardware prefetchers, and that this event does not count walks triggered by TLB maintenance operations.
0x8189	ITLB_WALK_BLOCK	Instruction TLB block translation table walk Counts number of instruction translation table walks caused by a miss in the L2 TLB and yielding a block descriptor at level 1 or level 2 of the translation. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_WALK_LARGE event. Note that partial translations that cause a translation table walk are also counted. Also note that this event does not count walks triggered by TLB maintenance operations.
0x818A	DTLB_WALK_PAGE	Data TLB page translation table walk Counts number of demand data translation table walks caused by a miss in the L2 TLB and yielding a page descriptor at level 3 of the translation. This means that the walk yielded a final size lower than 2MB. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. In this family, this is an alias to DTLB_WALK_SMALL event. Note that partial translations that cause a translation table walk are also counted. Also note that this event counts walks triggered by software preloads, but not walks triggered by hardware prefetchers, and that this event does not count walks triggered by TLB maintenance operations.
0x818B	ITLB_WALK_PAGE	Instruction TLB page translation table walk Counts number of instruction translation table walks caused by a miss in the L2 TLB and yielding a page descriptor at level 3 of the translation. Translation table walks that end up taking a translation fault are not counted, as the page size would be undefined in that case. In this family, this is equal to ITLB_WALK_SMALL event. Note that partial translations that cause a translation table walk are also counted. Also note that this event does not count walks triggered by TLB maintenance operations.
0x818D	BUS_REQ_RD	Bus request, read Counts memory read transaction requests issued by the CPU to the external bus.
0x818E	BUS_REQ_WR	Bus request, write Counts memory write transaction requests issued by the CPU to the external bus.

Event number	Mnemonic	Description
0x818F	BUS_REQ	Bus request Counts memory transaction requests issued by the CPU to the external bus.
0x8190	ISNP_HIT_RD	Snoop hit, demand instruction fetch Counts each instruction access that is satisfied by a snoop request that hits in a cache outside of the cache hierarchy of this PE.
0x81B4	DSNP_HIT	Snoop hit, data Counts each data access that is satisfied by a snoop request that hits in a cache outside of the cache hierarchy of this PE.
0x81BC	L1D_CACHE_REFILL_HWPFR	Level 1 data cache refill, hardware prefetch Counts level 1 data cache refills where the cache line is requested by a hardware prefetcher.
0x81BD	L2D_CACHE_REFILL_HWPFR	Level 2 data cache refill, hardware prefetch Counts level 2 data cache refills where the cache line is requested by a hardware prefetcher.
0x81EC	L1D_CACHE_HIT_RW_FHWPRF	Level 1 data cache demand access first hit, fetched by hardware prefetcher Counts first level 1 data demand cache hit from any load or store operation where the cache line was fetched by a hardware prefetcher.
0x81ED	L2D_CACHE_HIT_RW_FHWPRF	Level 2 data cache demand access first hit, fetched by hardware prefetcher Counts first level 2 data demand cache hit from any load or store operation where the cache line was fetched by a hardware prefetcher. For the L2D_CACHE_HIT events, an L2 cache hit is only counted if the operation is satisfied internally by L2 (i.e. no bus request, no snoop to lower level).
0x8206	L3D_CACHE_HIT	Level 3 data cache hit Counts each access counted by L3D_CACHE that hits in the Level 3 cache. Level 3 cache is a unified cache for data and instruction accesses. Accesses are for misses in the lower level caches or translation resolutions due to accesses.
0x8207	LL_CACHE_HIT	Last level cache hit Counts each access counted by LL_CACHE that hits in the Last level cache. This event counts transactions for external last level cache when the system register CPUECTLR.EXTLLC bit is set.
0x826C	L1D_LFB_HIT_RW_FHWPRF	Level 1 data cache demand access line-fill buffer first hit, recently fetched by hardware prefetcher Counts first load or store data accesses that access the level 1 data cache and hit in a line that is in the process of being loaded into the level 1 data cache.
0x826D	L2D_LFB_HIT_RW_FHWPRF	Level 2 data cache demand access line-fill buffer first hit, recently fetched by hardware prefetcher Counts first load or store data access that accesses the level 2 cache and hit in a line that is in the process of being loaded into the level 2 cache.
0x829A	LL_CACHE_REFILL	Last level cache refill Counts last level accesses that receive data from outside the last level cache.
0x835D	SE_SPEC	Operation speculatively executed, Advanced SIMD, SVE or SME data processing The counter counts each operation counted by INST_SPEC that is an Advanced SIMD, scalable vector extension, or scalable matrix extension data-processing operation. See ASE_SVE_SPEC and SME_SPEC for these classifications.

Event number	Mnemonic	Description
0x835E	SME_INST_SPEC	Operation speculatively executed, SME The counter counts each speculatively executed operation counted by SE_INST_SPEC that is classified as an SME operation. Operations due to the following instructions are counted as SME operations: <ul style="list-style-type: none"> • Data-processing operations involving the ZA and ZT registers. • Load and store operations involving the ZA and ZT registers. Operations due to instructions added by FEAT_SME which involve the SVE registers but do not involve any ZA or ZT registers are counted as SVE data-processing operations.
0x835F	SE_INST_SPEC	Operation speculatively executed, Advanced SIMD, SVE, SME The counter counts each speculatively executed operation counted by INST_SPEC that is classified as an Advanced SIMD, scalable vector extension, or scalable matrix extension operation. See ASE_SVE_INST_SPEC and SME_INST_SPEC for these classifications
0x8380	ZA_ACTIVE	PSTATE.ZA active cycles The counter counts each cycle counted by CPU_CYCLES when PSTATE.ZA was enabled.

17.2 Implementation-defined performance monitoring unit events

The C1-Pro core Performance Monitoring Unit (PMU) collects events from other units in the design and uses numbers to reference these events.

Implementation-defined PMU events

The C1-Pro core PMU collects IMPLEMENTATION DEFINED events. The following table shows the IMPLEMENTATION DEFINED performance monitors events. These events are not exported to the trace unit. The table also shows the bit position of each event on the event bus. Event numbers that are not listed are reserved.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for more information about these PMU events.

Table 17-2: impdef PMU events

Event number	Mnemonic	Description
0x010B	IMP_L2_CACHE_PREFETCH_LATE	<p>Late prefetch requests to L2 cache</p> <p>Counts level 2 cache demand accesses for which prefetch requests were late. This event counts any lookups in the L2 cache that occur after a prefetch request was generated by the prefetcher, but before the prefetched cache line is allocated into the cache. It indicates that the prefetch was useful but not on time.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0120	IMP_CT_FLUSH	<p>Flushes including architectural, microarchitectural, and branch redirects</p> <p>Counts flushes including architectural, microarchitectural, and branch redirects.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0121	IMP_CT_FLUSH_MEM_HAZARD	<p>Flushes due to memory hazards</p> <p>Counts flushes due to memory hazards.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0122	IMP_CT_FLUSH_BAD_BRANCH	<p>Flushes due to non-branch instruction predicted as a branch</p> <p>Counts flushes due to non-branch instructions predicted as a branch.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0124	IMP_CT_FLUSH_ISB	<p>Flushes due to ISB or similar side-effects</p> <p>Counts flushes due to ISB or similar side-effects.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0125	IMP_CT_FLUSH_OTHER	<p>Flushes due to other hazards</p> <p>Counts flushes due to other hazards.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0127	IMP_LS_RAR_HAZARD	<p>Generated load store hazards due to a Read-After-Read ordering hazard</p> <p>Counts any load store detected hazards that are generated due to a Read-After-Read (RAR) ordering hazard. This hazard occurs when a load operation is incorrectly speculated or executed out-of-order relative to an earlier load. It leads to potential data inconsistencies. To maintain memory ordering correctness, the CPU invalidates the speculatively executed load instructions and reissues them in the correct order. It flushes the pipeline and execution stalls.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0128	IMP_LS_RAW_HAZARD	<p>Generated load store hazards due to a Read-After-Write ordering hazard</p> <p>Counts any load store detected hazards that are generated due to a Read-After-Write (RAW) ordering hazard. This hazard occurs when a younger load instruction executes before an older store to the same memory location. It leads to incorrect data being read. The CPU detects such violations and triggers a load store flush. It clears the pipeline and re-executes affected instructions to ensure a correct execution order.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0158	IMP_STALL_BACKEND_RENAME_FRF	<p>Backend rename stall due to no available flag registers</p> <p>Counts the number of backend rename stall cycles due to the flag registers being full (FRF), that is, no flag registers are available. This event counts when an operation is available to be sent to the backend but cannot be sent because all physical flag registers are in use. Flag registers store condition codes such as zero, carry, overflow, and negative flags. These registers are used for conditional execution, comparisons, and arithmetic operations.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0159	IMP_STALL_BACKEND_RENAME_GRF	<p>Backend rename stall due to no available general purpose registers</p> <p>Counts the number of backend rename stall cycles due to the general purpose registers being full (GRF), that is, no general purpose registers are available. This event counts when an operation is available to be sent to the backend but cannot be sent because all physical general purpose registers are in use. These registers store temporary data operands and computational results. Their availability is crucial to sustain instruction throughput.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x015A	IMP_STALL_BACKEND_RENAME_VRF	<p>Backend rename stall due to no available vector registers</p> <p>Counts the number of backend rename stall cycles due to the vector registers being full (VRF), that is, no vector registers are available. This event counts when an operation is available to be sent to the backend but cannot be sent because all physical vector registers are in use. Vector registers store Single Instruction, Multiple DATA (SIMD) and Scalable Vector Extension (SVE) operations. Their availability is critical to accelerate parallel computations.</p> <p>Note: This event is not exported to the trace unit.</p>
0x015C	IMP_STALL_BACKEND_IQ_SX	<p>Backend dispatch stall due to no room for operations in simple integer issue queues</p> <p>Counts the number of dispatch stall cycles due to simple integer issue queues (SX IQ) which cannot take any operations for execution. This event counts when the oldest operation is waiting to issue to the SX IQ but it is full.</p> <p>Note: This event is not exported to the trace unit.</p>
0x015D	IMP_STALL_BACKEND_IQ_MX	<p>Backend dispatch stall due to no room for operations in complex integer issue queues</p> <p>Counts the number of dispatch stall cycles due to complex integer issue queues (MX IQ) which cannot take any operations for execution. This event counts when the oldest operation is waiting to issue to the MX IQ but it is full.</p> <p>Note: This event is not exported to the trace unit.</p>
0x015E	IMP_STALL_BACKEND_IQ_LS	<p>Backend dispatch stall due to no room for operations in load store issue queues</p> <p>Counts the number of dispatch stall cycles due to load store issue queues (LS IQ) which cannot take any operations for execution. This event counts when the oldest operation is waiting to issue to the LS IQ but it is full.</p> <p>Note: This event is not exported to the trace unit.</p>
0x015F	IMP_STALL_BACKEND_IQ_VX	<p>Backend dispatch stall due to no room for operations in vector issue queues</p> <p>Counts the number of dispatch stall cycles due to vector issue queues (VX IQ) which cannot take any operations for execution. This event counts when the oldest operation is waiting to issue to the VX IQ but it is full.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x0160	IMP_STALL_BACKEND_MCQ	Backend dispatch stage stall, due to full commit queue Counts cycles where the dispatch stage is stalled because the commit queue (MCQ) is full and cannot take any operations for execution. The commit queue is responsible for managing the final stage of instruction execution, where instructions are retired in program order after completing execution. Note: This event is not exported to the trace unit.
0x0170	IMP_STALL_BACKEND_RENAME_PDRF	Backend rename stall due to no available predicate registers Counts the number of backend rename stall cycles due to the predicate registers being full (PDRF), that is, no predicate registers are available. Note: This event is not exported to the trace unit.
0x0179	IMP_L2_CACHE_PREFETCH_USEFUL	L2 cache lookups for lines allocated by prefetch L1D demand including L1 HWPRF hit on prefetched L2 line Note: This event is not exported to the trace unit.
0x0198	IMP_L2_CHI_RX_CBUSY_0	Received RXDAT or RXRSP responses, with CBusy 0 Counts the number of RXDAT or RXRSP responses received with a CBusy value of 0. Note that if an RXDAT flit and RXRSP flit, both with a CBusy value of 0 arrive at the same time this event increments only once. Note: This event is not exported to the trace unit.
0x0199	IMP_L2_CHI_RX_CBUSY_1	Received RXDAT or RXRSP responses, with CBusy 1 Counts the number of RXDAT or RXRSP responses received with a CBusy value of 1. Note that if an RXDAT flit and RXRSP flit, both with a CBusy value of 1 arrive at the same time this event increments only once. Note: This event is not exported to the trace unit.
0x019A	IMP_L2_CHI_RX_CBUSY_2	Received RXDAT or RXRSP responses, with CBusy 2 Counts the number of RXDAT or RXRSP responses received with a CBusy value of 2. Note that if an RXDAT flit and RXRSP flit, both with a CBusy value of 2 arrive at the same time this event increments only once. Note: This event is not exported to the trace unit.

Event number	Mnemonic	Description
0x019B	IMP_L2_CHI_RX_CBUSY_3	<p>Received RXDAT or RXRSP responses, with CBusy 3</p> <p>Counts the number of RXDAT or RXRSP responses received with a CBusy value of 3. Note that if an RXDAT flit and RXRSP flit, both with a CBusy value of 3 arrive at the same time this event increments only once.</p> <p>Note: This event is not exported to the trace unit.</p>
0x019C	IMP_L2_CHI_RX_CBUSY_MT	<p>Received RXDAT or RXRSP responses, with CBusy multi-threaded set</p> <p>Counts the number of RXDAT or RXRSP responses received with CBusy multi-threaded set. Note that if an RXDAT flit and RXRSP flit, both with a CBusy multi-threaded set arrive at the same time this event increments only once.</p> <p>Note: This event is not exported to the trace unit.</p>
0x01B8	IMP_L2D_CACHE_L1HWPRF	<p>L2D cache access due to L1 hardware prefetch</p> <p>Counts level 2 cache accesses due to level 1 data cache hardware prefetcher.</p> <p>Note: This event is not exported to the trace unit.</p>
0x01B9	IMP_L2D_CACHE_REFILL_L1HWPRF	<p>L2D cache refill due to L1 hardware prefetch</p> <p>Counts level 2 cache refills where the cache line is requested by a level 1 data cache hardware prefetcher.</p> <p>Note: This event is not exported to the trace unit.</p>
0x0225	IMP_WFX_CLOCK_CYCLES	<p>Cycles in WFX awake handling snoop</p> <p>Counts cycles in WFX wait state awake handling external snoop traffic.</p> <p>Note: This event is not exported to the trace unit.</p>
0x1003	IMP_STALL_BACKEND_PCRF	<p>Backend stall cycles, PCRF full</p> <p>Counts each cycle counted by STALL_BACKEND_CPUBOUND where the backend is stalled due to the PCRF being full</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x1005	IMP_STALL_BACKEND_RSTACK	Backend stall cycles, return stack full Counts each cycle counted by STALL_BACKEND_CPUBOUND where the backend is stalled due to the return stack being full Note: This event is not exported to the trace unit.
0x3000	IMP_OP_BRU_ISSUE	Branch operation issued This event counts each resolution from the branch execution pipelines. Note: This event is not exported to the trace unit.
0x3001	IMP_OP_DPU_ISSUE	Integer operation issued This event counts each resolution from the integer execution pipelines. Note: This event is not exported to the trace unit.
0x3002	IMP_OP_VPU_ISSUE	Vector/float operation issued This event counts each resolution from the vector execution pipelines. Note: This event is not exported to the trace unit.
0x3003	IMP_OP_LSU_ISSUE	Load/store operation issued This event counts each resolution from the load store execution pipelines. Note: This event is not exported to the trace unit.
0x3004	IMP_OP_STD_ISSUE	Store data operation issued This event counts each resolution for store data operations. Note: This event is not exported to the trace unit.
0x3005	IMP_STALL_FRONTEND_SPEC_THROT	Stall frontend cycles due to power throttling linked to low confidence branches Counts cycles when the frontend did not send any micro-operations to the rename stage as the frontend is actively throttle throughput based on speculation around low confidence branches Note: This event is not exported to the trace unit.

Event number	Mnemonic	Description
0x3006	IMP_STALL_FRONTEND_FLUSH_CLEAR	<p>Stall frontend flush cycles due to architectural or microarchitectural flushes</p> <p>Counts cycles when the frontend could not send any micro-operations to the rename stage as the frontend is recovering from a machine flush due to taken exceptions or other micro-architectural flushes not related to branch mispredictions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3007	IMP_STALL_FRONTEND_FLUSH_RESTEER	<p>Stall frontend flush cycles due to flush for branch mispredictions</p> <p>Counts cycles when the frontend could not send any micro-operations to the rename stage as the frontend is recovering from a resteer due to branch mispredictions.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3008	IMP_DRAM_ACCESS	<p>Count of loads that were completed at DRAM</p> <p>Counts access where the data was sourced from the DRAM.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3200	STALL_BACKEND_BUSY_CME	<p>Backend stall cycles, SME2 unit busy</p> <p>The counter counts each PE cycle counted by STALL_BACKEND_CPUBOUND when the PEs backend was stalled due SME instructions not able to progress, typically:</p> <ul style="list-style-type: none"> • When waiting for SME2 unit arbitration • Because of SME2 unit backpressure • Because instructions cannot be sent to the SME2 unit due to dependencies, commit, etc. <p>Note: This event is not exported to the trace unit.</p>
0x3201	STALL_BACKEND_BUSY_CMEBOUND	<p>Backend stall cycles, SME2 unit backpressure</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_BUSY_CME when the SME2 unit causes backpressure and does not accept instructions.</p> <p>Notes:</p> <ul style="list-style-type: none"> • This event counts independently of oldest instruction being ready to be sent to the SME2 unit • This event does not count when the CPU is waiting for arbitration, and STALL_BACKEND_BUSY_CME_ARB is counting. <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x3202	STALL_BACKEND_BUSY_CME_ARB	<p>Backend stall cycles, SME2 unit arbitration</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_BUSY_CME when oldest SME instruction cannot be sent because it is waiting for arbitration.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3203	STALL_BACKEND_BUSY_CME_CPUBOUND	<p>Backend stall cycles, SME2 unit stalled by CPU</p> <p>The counter counts each PE cycle counted by STALL_BACKEND_BUSY_CME when not counted by STALL_BACKEND_BUSY_CME_BOUND or STALL_BACKEND_BUSY_CME_ARB.</p> <p>This can typically be due to:</p> <ul style="list-style-type: none"> • Instruction waiting for commit point being reached • A register dependency prevents the SSVE oldest instruction to be sent • A control packet needs to be sent <p>Note: This event is not exported to the trace unit.</p>
0x320C	STALL_BACKEND_MEM_CME_LSRT_FULL	<p>Backend stall cycles, SME2 unit stalled on LSRT full</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_MEMBOUND when at least one Streaming SVE instruction is waiting for an entry being freed to be allocated into the LSRT.</p> <p>Note: This event is not exported to the trace unit.</p>
0x320D	STALL_BACKEND_MEM_CME_BARRIER	<p>Backend stall cycles, barrier stalled by SME2 unit</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_MEMBOUND when a barrier instruction is executed and waits for completions from SME load/store transactions.</p> <p>This includes effect due to store-release or load-acquire semantic.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x320E	STALL_BACKEND_MEM_CME_HZ_ON_CPU	<p>Backend stall cycles, SME2 unit stalled by CPU memory hazard</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_MEMBOUND when at least one Streaming SVE load/store instruction is waiting for resolution from an address hazard. This could be used to detect cases for which the CPU and SME2 unit are making overlapping accesses, that is, both are accessing the same location, and the SME2 unit cannot accept the operation to preserve the ordering of memory effects for the location required by the architecture.</p> <p>Note: This event is not exported to the trace unit.</p>
0x320F	STALL_BACKEND_MEM_CPU_HZ_ON_CME	<p>Backend stall cycles, CPU stalled by SME2 unit memory hazard</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_MEMBOUND when at least one CPU load/store instruction is waiting for resolution from an address hazard. This could be used to detect cases for which the CPU and SME2 unit are making overlapping accesses, that is, both are accessing the same location, and the CPU cannot execute the operation to preserve the ordering of memory effects for the location required by the architecture.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3210	STALL_BACKEND_MEM_CME	<p>Backend stall cycles, SME2 unit stalled on memory hazard or LSRT full</p> <p>The counter counts each CPU cycle counted by STALL_BACKEND_MEMBOUND when at least one Streaming SVE instruction is waiting for an entry being freed to be allocated into the LSRT or an address hazard to be resolved, or at least one CPU load/store instruction is waiting for resolution from an address hazard caused by Streaming SVE instruction.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3212	SM_ACTIVE_CYCLES	<p>Cycles PSTATE.SM enabled</p> <p>The counter counts each cycle counted by CPU_CYCLES when PSTATE.SM was enabled.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x3213	CYCLES_CME_ALLOC	<p>Cycles SME2 unit allocated</p> <p>The counter counts each PE cycle counted by CPU_CYCLES where the CPU had an granted arbitration to the SME2 unit, such that the SME2 and Streaming SVE state of the CPU is held in that SME2 unit. It does not count cycles during which a CPU has requested arbitration and is waiting for acknowledgement.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3214	CYCLES_ARB_PENDING_CME	<p>Cycles SME2 unit arbitration pending</p> <p>The counter counts each PE cycle counted by CPU_CYCLES where the CPU is in waiting for arbitration while attempting to access the SME2 unit. It can be due an initial arbitration request or contention.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3215	CYCLES_CME_RECONNECT_PENDING	<p>Cycles SME2 unit reconnect pending</p> <p>The counter counts each PE cycle counted by CYCLES_ARB_PENDING_CME where the CPU is in waiting for arbitration due to contention, when it was previously arbitrated to a SME2 unit but arbitration was granted to another CPU.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3216	ARB_CME_COUNT	<p>SME2 unit arbitration requests</p> <p>The counter counts the number of times an arbitration to SME2 unit is requested, either an initial request, or a reconnect request due to contention.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3217	RECONNECT_CME_COUNT	<p>SME2 unit reconnect requests</p> <p>The counter counts the number of times the CPU needs to request arbitration following a disconnect due to contention.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x3218	OP_CME_ISSUE	<p>SME operation issued</p> <p>The counter counts each operation that was issued to a streaming mode compute unit.</p> <p>The definition of which operations are issued to an SME2 unit is IMPLEMENTATION DEFINED. The maximum value by which the counter could increment by in a single cycle is IMPLEMENTATION DEFINED.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3219	SSVE_INST_SPEC	<p>Operation speculatively executed, Streaming SVE, including load and store</p> <p>The counter counts each instruction counted by SVE_INST_SPEC when the CPU executes in Streaming mode.</p> <p>Note: This event is not exported to the trace unit.</p>
0x321A	SSVE_SPEC	<p>Operation speculatively executed, Streaming SVE</p> <p>The counter counts each operation counted by SVE_SPEC specifically in Streaming mode.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3234	SSVE_PRED_SPEC	<p>Operation speculatively executed, Streaming SVE predicated</p> <p>Counts operations counted by SVE_PRED_SPEC, but in Streaming mode only.</p> <p>Note: this counts SME operations requiring PSTATE.ZA to be set, including 2D operations.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3235	SSVE_PRED_EMPTY_SPEC	<p>Operation speculatively executed, Streaming SVE predicated with no active predicates</p> <p>Counts operations counted by SVE_PRED_EMPTY_SPEC, but in Streaming mode only.</p> <p>Note: This event is not exported to the trace unit.</p>

Event number	Mnemonic	Description
0x3236	SSVE_PRED_FULL_SPEC	<p>Operation speculatively executed, Streaming SVE predicated with all active predicates</p> <p>Counts speculatively executed predicated SVE operations with all predicate elements active, specifically in Streaming mode.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3237	SSVE_PRED_NOT_FULL_SPEC	<p>Operation speculatively executed, Streaming SVE predicated with no active or partially active predicates</p> <p>Counts speculatively executed predicated SVE operations with at least one non active predicate elements, specifically in Streaming mode.</p> <p>Note: This event is not exported to the trace unit.</p>
0x3238	SSVE_PRED_PARTIAL_SPEC	<p>Operation speculatively executed, Streaming SVE predicated with partially active predicates</p> <p>Counts speculatively executed predicated SVE operations with at least one but not all active predicate elements, specifically in streaming mode.</p> <p>Note: This event is not exported to the trace unit.</p>

17.3 Performance monitors interrupts

The Performance Monitoring Unit (PMU) can be configured to generate an interrupt when one or more of the counters overflow.

When the PMU generates an interrupt, the nPMUIRQ[n] output is driven LOW.

For more information, see *Performance Monitors Extension support* in the [Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual](#).

17.4 External register access permissions

The C1-Pro core supports access to the Performance Monitoring Unit (PMU) registers from the system register interface and a memory-mapped interface.

Access to a register depends on:

- Whether the core is powered up
- The state of the OS Lock

- The state of External Performance Monitors Access Disable

The behavior is specific to each register and is not described in this manual. For a detailed description of these features and their effects on the registers, see the [Arm® Architecture Reference Manual for A-profile architecture](#). The register descriptions provided in this manual describe whether each register is read/write or read-only.

17.5 AArch64 performance monitors registers

The following summary table provides an overview of all Performance Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 17-3: Performance Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CLUSTERPMCEID0_EL1	3	0	C15	C6	4	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 0
IMP_CLUSTERPMCEID1_EL1	3	0	C15	C6	5	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 1
IMP_CLUSTERPMCNTENCLR_EL1	3	0	C15	C5	2	See individual bit resets.	64-bit	Performance Monitors Count Enable Clear Register
IMP_CLUSTERPMCNTENSET_EL1	3	0	C15	C5	1	See individual bit resets.	64-bit	Performance Monitors Count Enable Set Register
IMP_CLUSTERPMCR_EL1	3	0	C15	C5	0	See individual bit resets.	64-bit	Performance Monitors Control Register
IMP_CLUSTERPMINTENCLR_EL1	3	0	C15	C5	7	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Clear Register
IMP_CLUSTERPMINTENSET_EL1	3	0	C15	C5	6	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Set Register
IMP_CLUSTERPMOVSCCLR_EL1	3	0	C15	C5	4	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Clear Register
IMP_CLUSTERPMOVSSSET_EL1	3	0	C15	C5	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Set Register
IMP_CLUSTERPMSELR_EL1	3	0	C15	C5	5	See individual bit resets.	64-bit	Performance Monitors Event Counter Selection Register
IMP_CLUSTERPMXEVCNTR_EL1	3	0	C15	C6	2	See individual bit resets.	64-bit	Performance Monitors Selected Event Count Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CLUSTERPMXEVTYPER_EL1	3	0	C15	C6	1	See individual bit resets.	64-bit	Performance Monitors Selected Event Type Register
IMP_CLUSTERRSVD_6_0_EL1	3	0	C15	C6	0	See individual bit resets.	64-bit	Reserved
IMP_CLUSTERRSVD_6_6_EL1	3	0	C15	C6	6	See individual bit resets.	64-bit	Reserved
IMP_CLUSTERRSVD_6_7_EL1	3	0	C15	C6	7	See individual bit resets.	64-bit	Reserved
PMCCFILTR_ELO	3	3	C14	C15	7	See individual bit resets.	64-bit	Performance Monitors Cycle Count Filter Register
PMCCNTR_ELO	3	3	C9	C13	0	See individual bit resets.	64-bit	Performance Monitors Cycle Count Register
PMCEID0_ELO	3	3	C9	C12	6	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 0
PMCEID1_ELO	3	3	C9	C12	7	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 1
PMCNTENCLR_ELO	3	3	C9	C12	2	See individual bit resets.	64-bit	Performance Monitors Count Enable Clear Register
PMCNTENSET_ELO	3	3	C9	C12	1	See individual bit resets.	64-bit	Performance Monitors Count Enable Set Register
PMCR_ELO	3	3	C9	C12	0	See individual bit resets.	64-bit	Performance Monitors Control Register
PMEVCNTR0_ELO	3	3	C14	C8	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR10_ELO	3	3	C14	C9	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR11_ELO	3	3	C14	C9	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR12_ELO	3	3	C14	C9	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR13_ELO	3	3	C14	C9	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR14_ELO	3	3	C14	C9	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR15_ELO	3	3	C14	C9	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR16_ELO	3	3	C14	C10	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR17_ELO	3	3	C14	C10	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR18_ELO	3	3	C14	C10	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR19_ELO	3	3	C14	C10	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR1_ELO	3	3	C14	C8	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVCNTR20_ELO	3	3	C14	C10	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR21_ELO	3	3	C14	C10	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR22_ELO	3	3	C14	C10	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR23_ELO	3	3	C14	C10	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR24_ELO	3	3	C14	C11	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR25_ELO	3	3	C14	C11	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR26_ELO	3	3	C14	C11	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR27_ELO	3	3	C14	C11	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR28_ELO	3	3	C14	C11	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR29_ELO	3	3	C14	C11	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR2_ELO	3	3	C14	C8	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR30_ELO	3	3	C14	C11	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR3_ELO	3	3	C14	C8	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR4_ELO	3	3	C14	C8	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR5_ELO	3	3	C14	C8	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR6_ELO	3	3	C14	C8	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR7_ELO	3	3	C14	C8	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR8_ELO	3	3	C14	C9	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR9_ELO	3	3	C14	C9	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVTYPER0_ELO	3	3	C14	C12	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER10_ELO	3	3	C14	C13	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER11_ELO	3	3	C14	C13	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER12_ELO	3	3	C14	C13	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVTYPER13_ELO	3	3	C14	C13	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER14_ELO	3	3	C14	C13	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER15_ELO	3	3	C14	C13	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER16_ELO	3	3	C14	C14	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER17_ELO	3	3	C14	C14	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER18_ELO	3	3	C14	C14	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER19_ELO	3	3	C14	C14	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER1_ELO	3	3	C14	C12	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER20_ELO	3	3	C14	C14	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER21_ELO	3	3	C14	C14	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER22_ELO	3	3	C14	C14	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER23_ELO	3	3	C14	C14	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER24_ELO	3	3	C14	C15	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER25_ELO	3	3	C14	C15	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER26_ELO	3	3	C14	C15	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER27_ELO	3	3	C14	C15	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER28_ELO	3	3	C14	C15	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER29_ELO	3	3	C14	C15	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER2_ELO	3	3	C14	C12	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER30_ELO	3	3	C14	C15	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER3_ELO	3	3	C14	C12	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER4_ELO	3	3	C14	C12	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER5_ELO	3	3	C14	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVTYPER6_ELO	3	3	C14	C12	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER7_ELO	3	3	C14	C12	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER8_ELO	3	3	C14	C13	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER9_ELO	3	3	C14	C13	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMINTENCLR_EL1	3	0	C9	C14	2	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Clear Register
PMINTENSET_EL1	3	0	C9	C14	1	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Set Register
PMMIR_EL1	3	0	C9	C14	6	See individual bit resets.	64-bit	Performance Monitors Machine Identification Register
PMOVSCLR_ELO	3	3	C9	C12	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Clear Register
PMOVSSET_ELO	3	3	C9	C14	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Set Register
PMSELR_ELO	3	3	C9	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Counter Selection Register
PMSWINC_ELO	3	3	C9	C12	4	See individual bit resets.	64-bit	Performance Monitors Software Increment Register
PMUSERENR_ELO	3	3	C9	C14	0	See individual bit resets.	64-bit	Performance Monitors User Enable Register
PMXEVCNTR_ELO	3	3	C9	C13	2	See individual bit resets.	64-bit	Performance Monitors Selected Event Count Register
PMXEVTYPER_ELO	3	3	C9	C13	1	See individual bit resets.	64-bit	Performance Monitors Selected Event Type Register

17.6 External PMU registers

The following summary table provides an overview of all memory-mapped PMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 17-4: PMU registers summary

Offset	Name	Reset	Width	Description
0x0	PMEVCNTR0_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x8	PMEVCNTR1_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x10	PMEVCNTR2_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x18	PMEVCNTR3_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x20	PMEVCNTR4_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x28	PMEVCNTR5_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x30	PMEVCNTR6_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x38	PMEVCNTR7_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x40	PMEVCNTR8_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x48	PMEVCNTR9_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x50	PMEVCNTR10_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x58	PMEVCNTR11_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x60	PMEVCNTR12_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x68	PMEVCNTR13_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x70	PMEVCNTR14_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x78	PMEVCNTR15_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x80	PMEVCNTR16_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x88	PMEVCNTR17_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x90	PMEVCNTR18_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x98	PMEVCNTR19_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xA0	PMEVCNTR20_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xA8	PMEVCNTR21_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xB0	PMEVCNTR22_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xB8	PMEVCNTR23_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xC0	PMEVCNTR24_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xC8	PMEVCNTR25_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xD0	PMEVCNTR26_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xD8	PMEVCNTR27_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xE0	PMEVCNTR28_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xE8	PMEVCNTR29_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xF0	PMEVCNTR30_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x0F8	PMCCNTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x0FC	PMCCNTR_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x200	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x204	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x220	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x224	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x208	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x228	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register

Offset	Name	Reset	Width	Description
0x20C	PMVIDSR	See individual bit resets.	32-bit	VMID Sample Register
0x22C	PMCID2SR	See individual bit resets.	32-bit	CONTEXTIDR_EL2 Sample Register
0x400	PMEVTYPEPER0_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA00	PMEVTYPEPER0_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x404	PMEVTYPEPER1_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA04	PMEVTYPEPER1_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x408	PMEVTYPEPER2_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA08	PMEVTYPEPER2_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x40C	PMEVTYPEPER3_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA0C	PMEVTYPEPER3_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x410	PMEVTYPEPER4_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA10	PMEVTYPEPER4_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x414	PMEVTYPEPER5_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA14	PMEVTYPEPER5_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x418	PMEVTYPEPER6_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA18	PMEVTYPEPER6_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x41C	PMEVTYPEPER7_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA1C	PMEVTYPEPER7_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x420	PMEVTYPEPER8_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA20	PMEVTYPEPER8_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x424	PMEVTYPEPER9_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA24	PMEVTYPEPER9_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x428	PMEVTYPEPER10_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA28	PMEVTYPEPER10_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x42C	PMEVTYPEPER11_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA2C	PMEVTYPEPER11_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x430	PMEVTYPEPER12_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA30	PMEVTYPEPER12_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x434	PMEVTYPEPER13_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA34	PMEVTYPEPER13_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x438	PMEVTYPEPER14_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA38	PMEVTYPEPER14_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x43C	PMEVTYPEPER15_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA3C	PMEVTYPEPER15_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x440	PMEVTYPEPER16_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA40	PMEVTYPEPER16_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x444	PMEVTYPEPER17_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA44	PMEVTYPEPER17_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x448	PMEVTYPEPER18_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA48	PMEVTYPEPER18_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers

Offset	Name	Reset	Width	Description
0x44C	PMEVTYPEPER19_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA4C	PMEVTYPEPER19_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x450	PMEVTYPEPER20_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA50	PMEVTYPEPER20_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x454	PMEVTYPEPER21_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA54	PMEVTYPEPER21_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x458	PMEVTYPEPER22_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA58	PMEVTYPEPER22_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x45C	PMEVTYPEPER23_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA5C	PMEVTYPEPER23_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x460	PMEVTYPEPER24_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA60	PMEVTYPEPER24_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x464	PMEVTYPEPER25_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA64	PMEVTYPEPER25_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x468	PMEVTYPEPER26_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA68	PMEVTYPEPER26_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x46C	PMEVTYPEPER27_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA6C	PMEVTYPEPER27_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x470	PMEVTYPEPER28_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA70	PMEVTYPEPER28_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x474	PMEVTYPEPER29_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA74	PMEVTYPEPER29_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x478	PMEVTYPEPER30_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA78	PMEVTYPEPER30_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x47C	PMCCFILTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter Filter Register
0xA7C	PMCCFILTR_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter Filter Register
0x600	PMPCSSR	See individual bit resets.	64-bit	Snapshot Program Counter Sample Register
0x608	PMCIDSSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL1 Sample Register
0x60C	PMCID2SSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL2 Sample Register
0x610	PMSSSR	See individual bit resets.	32-bit	PMU Snapshot Status Register
0x618	PMCCNTSR	See individual bit resets.	64-bit	PMU Cycle Counter Snapshot Register
0x620	PMEVCNTSR0	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x628	PMEVCNTSR1	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x630	PMEVCNTSR2	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x638	PMEVCNTSR3	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x640	PMEVCNTSR4	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x648	PMEVCNTSR5	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x650	PMEVCNTSR6	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x658	PMEVCNTSR7	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x660	PMEVCNTSR8	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register

Offset	Name	Reset	Width	Description
0x668	PMEVCNTR9	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x670	PMEVCNTR10	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x678	PMEVCNTR11	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x680	PMEVCNTR12	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x688	PMEVCNTR13	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x690	PMEVCNTR14	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x698	PMEVCNTR15	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A0	PMEVCNTR16	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A8	PMEVCNTR17	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B0	PMEVCNTR18	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B8	PMEVCNTR19	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6C0	PMEVCNTR20	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6C8	PMEVCNTR21	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6D0	PMEVCNTR22	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6D8	PMEVCNTR23	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6E0	PMEVCNTR24	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6E8	PMEVCNTR25	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6F0	PMEVCNTR26	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6F8	PMEVCNTR27	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x700	PMEVCNTR28	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x708	PMEVCNTR29	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x710	PMEVCNTR30	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0xC00	PMCNTENSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Set Register
0xC20	PMCNTENCLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Clear Register
0xC40	PMINTENSET_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Set Register
0xC60	PMINTENCLR_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Clear Register
0xC80	PMOVSLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Clear register
0xCA0	PMSWINC_ELO	See individual bit resets.	32-bit	Performance Monitors Software Increment Register
0xCC0	PMOVSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Set Register
0xE00	PMCFGR [31:0]	See individual bit resets.	32-bit	Performance Monitors Configuration Register
0xE04	PMCR_ELO	See individual bit resets.	32-bit	Performance Monitors Control Register
0xE20	PMCEID0	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 0
0xE24	PMCEID1	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 1
0xE28	PMCEID2	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 2
0xE2C	PMCEID3	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 3
0xE30	PMSSCR	See individual bit resets.	32-bit	PMU Snapshot Capture Register
0xE40	PMMIR [31:0]	See individual bit resets.	32-bit	Performance Monitors Machine Identification Register
0xE80	IMP_CPUPMPCCTL	See individual bit resets.	64-bit	PC Sample-based Profiling Control Register
0xFA8	PMDEVAFF0	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 0
0xFAC	PMDEVAFF1	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 1


Offset	Name	Reset	Width	Description
0xFB0	PMLAR	See individual bit resets.	32-bit	Performance Monitors Lock Access Register
0xFB4	PMLSR	See individual bit resets.	32-bit	Performance Monitors Lock Status Register
0xFB8	PMAUTHSTATUS	See individual bit resets.	32-bit	Performance Monitors Authentication Status register
0xFBC	PMDEVARCH	See individual bit resets.	32-bit	Performance Monitors Device Architecture register
0xFC8	PMDEVID	See individual bit resets.	32-bit	Performance Monitors Device ID register
0xFCC	PMDEVTYPE	See individual bit resets.	32-bit	Performance Monitors Device Type register
0xFD0	PMPIDR4	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 4
0xFE0	PMPIDR0	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 0
0xFE4	PMPIDR1	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 1
0xFE8	PMPIDR2	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 2
0xFEC	PMPIDR3	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 3
0xFF0	PMCIDR0	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 0
0xFF4	PMCIDR1	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 1
0xFF8	PMCIDR2	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 2
0xFFC	PMCIDR3	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 3

18. Embedded Trace Extension support

The C1-Pro core implements the Embedded Trace Extension (ETE). The trace unit performs real-time instruction flow tracing based on the ETE. The trace unit is a CoreSight component and is an integral part of the Arm real-time debug solution.

The following figure shows the main components of the trace unit.

Figure 18-1: Trace unit components



Core interface

The core interface monitors and generates P0 elements that are essentially executed branches and exceptions traced in program order.

Trace generation

The trace generation logic generates various trace packets based on P0 elements.

Filtering and triggering resources

You can limit the amount of trace data that the trace unit generates by filtering. For example, you can limit trace generation to a certain address range. The trace unit supports other logic analyzer style filtering options. The trace unit can also generate a trigger that is a signal to the Trace Capture Device to stop capturing trace.

FIFO

The trace unit generates trace in a highly compressed form. The First In First Out (FIFO) enables trace bursts to be flattened out. When the FIFO is full, the FIFO signals an overflow. The trace

generation logic does not generate any new trace until the FIFO is emptied. This behavior causes a gap in the trace when viewed in the debugger.

Trace out

Trace from the FIFO is output on the AMBA® Trace Bus (ATB) interface or to the trace buffer.

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

18.1 Trace unit resources

Trace resources include counters, external input and output signals, and comparators.

The following table shows the trace unit resources, and indicates which of these resources the C1-Pro core implements.

Table 18-1: Trace unit resources implemented

Description	Configuration
Number of resource selection pairs implemented	8
Number of external input selectors implemented	4
Number of Embedded Trace Extension (ETE) events	4
Number of counters implemented	2
Reduced function counter implemented	Not implemented
Number of sequencer states implemented	4
Number of Virtual Machine ID comparators implemented	1
Number of Context ID comparators implemented	1
Number of address comparator pairs implemented	4
Number of single-shot comparator controls	1
Number of core comparator inputs implemented	0
Data address comparisons implemented	Not implemented
Number of data value comparators implemented	0

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

18.2 Trace unit generation options

The C1-Pro core trace unit implements a set of generation options.

The following table shows the trace generation options that are implemented in the C1-Pro core trace unit.

Table 18-2: Trace unit generation options implemented

Description	Configuration
Instruction address size in bytes	8
Data address size in bytes	0, because the Embedded Trace Extension (ETE) does not implement data tracing
Data value size in bytes	0, because the ETE does not implement data tracing
Virtual Machine ID size in bytes	4
Context ID size in bytes	4
Support for conditional instruction tracing	Not implemented
Support for tracing of data	Not implemented
Support for tracing of load and store instructions as PO elements	Not implemented
Support for cycle counting in the instruction trace	Implemented
Support for branch broadcast tracing	Implemented
Number of events that are supported in the trace	4
Return stack support	Implemented
Tracing of SError exception support	Implemented
Instruction trace cycle counting minimum threshold	4
Size of Trace ID	7 bits
Synchronization period support	Read/write
Global timestamp size	64 bits
Number of cores available for tracing	1
ATB trigger support	Implemented
Low-power behavior override	Not implemented
Stall control support	Not implemented
Support for overflow avoidance	Not implemented
Support for using CONTEXTIDR_EL2 in Virtual Machine Identifier (VMID) comparator	Implemented

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

18.3 Reset the trace unit

The reset for the trace buffer is the same as a Cold reset for the core. When using the TRace Buffer Extension (TRBE), a Warm reset disables the trace buffer and therefore it is not possible to use the trace buffer to capture trace for a Warm reset.

If the trace unit is reset, then tracing stops until the trace unit is reprogrammed and re-enabled. However, if the core is reset using Warm reset, the last few instructions provided by the core before the reset might not be traced.

18.4 Program and read the trace unit registers


You program and read the trace unit registers using either the Debug Advanced Peripheral Bus (APB) interface or the System register interface.

The core does not have to be in Debug state when you program the trace unit registers. When you program the trace unit registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition. To disable the trace unit, use the TRCPRGCTLR.EN bit.

For more information about the Programming Control Register, TRCPRGCTLR, and the Trace Status Register, TRCSTATR, see the [Arm® Architecture Reference Manual for A-profile architecture](#).


The following figure shows the flow for programming trace unit registers using the Debug APB interface.

Figure 18-2: Programming trace unit registers using the Debug APB interface



The following figure shows the flow for programming trace unit registers using the System register interface.

Figure 18-3: Programming trace registers using the System register interface



18.5 Trace unit register interfaces

The C1-Pro core supports an Advanced Peripheral Bus (APB) memory-mapped interface and a system register interface to trace unit registers.

Register accesses differ depending on the trace unit state. See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the behaviors and access mechanisms.

18.6 Interaction with the Performance Monitoring Unit and Debug

The trace unit interacts with the Performance Monitoring Unit (PMU) and it can access the PMU events.

Interaction with the PMU block

The C1-Pro core includes a PMU block that allows for events, such as cache misses and executed instructions, to be counted over time.

The PMU and trace unit function together.

Use of PMU events by the trace unit

The PMU architectural events are available to the trace unit through the extended input facility. For more information about PMU events, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

The trace unit uses four extended external input selectors to access the PMU events. Each selector can independently select one of the PMU events that are then active for the cycles where the relevant events occur. These selected events can then be accessed by any of the event registers within the trace unit.

Related information

[17. Performance Monitors Extension support](#) on page 119

18.7 Embedded Trace Extension events

The C1-Pro core trace unit collects events from other units in the design and uses numbers to reference these events.

Some Performance Monitoring Unit (PMU) events are exported to the trace unit and are either not counted in or not visible to the PMU.

The exported events are listed in the table in [17.1 Common performance monitoring unit events](#) on page 119.

18.8 AArch64 trace unit registers

The following summary table provides an overview of all Trace unit registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 18-3: Trace unit registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCACATRO	2	1	C2	C0	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR1	2	1	C2	C2	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR2	2	1	C2	C4	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCACATR3	2	1	C2	C6	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR4	2	1	C2	C8	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR5	2	1	C2	C10	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR6	2	1	C2	C12	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR7	2	1	C2	C14	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACVR0	2	1	C2	C0	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR1	2	1	C2	C2	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR2	2	1	C2	C4	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR3	2	1	C2	C6	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR4	2	1	C2	C8	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR5	2	1	C2	C10	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR6	2	1	C2	C12	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR7	2	1	C2	C14	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCAUTHSTATUS	2	1	C7	C14	6	See individual bit resets.	64-bit	Authentication Status Register
TRCAUXCTLR	2	1	C0	C6	0	See individual bit resets.	64-bit	Auxiliary Control Register
TRCBBCTLR	2	1	C0	C15	0	See individual bit resets.	64-bit	Branch Broadcast Control Register
TRCCCCTLR	2	1	C0	C14	0	See individual bit resets.	64-bit	Cycle Count Control Register
TRCCIDCCTLR0	2	1	C3	C0	2	See individual bit resets.	64-bit	Context Identifier Comparator Control Register 0
TRCCIDCVR0	2	1	C3	C0	0	See individual bit resets.	64-bit	Context Identifier Comparator Value Registers <n>
TRCCCLAIMCLR	2	1	C7	C9	6	See individual bit resets.	64-bit	Claim Tag Clear Register
TRCCCLAIMSET	2	1	C7	C8	6	See individual bit resets.	64-bit	Claim Tag Set Register
TRCCNTCTLR0	2	1	C0	C4	5	See individual bit resets.	64-bit	Counter Control Register <n>
TRCCNTCTLR1	2	1	C0	C5	5	See individual bit resets.	64-bit	Counter Control Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCCNTRLDVRO	2	1	C0	C0	5	See individual bit resets.	64-bit	Counter Reload Value Register <n>
TRCCNTRLDVR1	2	1	C0	C1	5	See individual bit resets.	64-bit	Counter Reload Value Register <n>
TRCCNTRVRO	2	1	C0	C8	5	See individual bit resets.	64-bit	Counter Value Register <n>
TRCCNTRVR1	2	1	C0	C9	5	See individual bit resets.	64-bit	Counter Value Register <n>
TRCCONFIGR	2	1	C0	C4	0	See individual bit resets.	64-bit	Trace Configuration Register
TRCDEVARCH	2	1	C7	C15	6	See individual bit resets.	64-bit	Device Architecture Register
TRCDEVID	2	1	C7	C2	7	See individual bit resets.	64-bit	Device Configuration Register
TRCEVENTCTL0R	2	1	C0	C8	0	See individual bit resets.	64-bit	Event Control 0 Register
TRCEVENTCTL1R	2	1	C0	C9	0	See individual bit resets.	64-bit	Event Control 1 Register
TRCEXTINSELRO	2	1	C0	C8	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCEXTINSELR1	2	1	C0	C9	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCEXTINSELR2	2	1	C0	C10	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCEXTINSELR3	2	1	C0	C11	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCIDR0	2	1	C0	C8	7	See individual bit resets.	64-bit	ID Register 0
TRCIDR1	2	1	C0	C9	7	See individual bit resets.	64-bit	ID Register 1
TRCIDR10	2	1	C0	C2	6	See individual bit resets.	64-bit	ID Register 10
TRCIDR11	2	1	C0	C3	6	See individual bit resets.	64-bit	ID Register 11
TRCIDR12	2	1	C0	C4	6	See individual bit resets.	64-bit	ID Register 12
TRCIDR13	2	1	C0	C5	6	See individual bit resets.	64-bit	ID Register 13
TRCIDR2	2	1	C0	C10	7	See individual bit resets.	64-bit	ID Register 2
TRCIDR3	2	1	C0	C11	7	See individual bit resets.	64-bit	ID Register 3
TRCIDR4	2	1	C0	C12	7	See individual bit resets.	64-bit	ID Register 4
TRCIDR5	2	1	C0	C13	7	See individual bit resets.	64-bit	ID Register 5

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCIDR6	2	1	C0	C14	7	See individual bit resets.	64-bit	ID Register 6
TRCIDR7	2	1	C0	C15	7	See individual bit resets.	64-bit	ID Register 7
TRCIDR8	2	1	C0	C0	6	See individual bit resets.	64-bit	ID Register 8
TRCIDR9	2	1	C0	C1	6	See individual bit resets.	64-bit	ID Register 9
TRCIMSPECO	2	1	C0	C0	7	See individual bit resets.	64-bit	IMP DEF Register 0
TRCOSLSR	2	1	C1	C1	4	See individual bit resets.	64-bit	Trace OS Lock Status Register
TRCPRGCTLR	2	1	C0	C1	0	See individual bit resets.	64-bit	Programming Control Register
TRCRSCTLR10	2	1	C1	C10	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR11	2	1	C1	C11	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR12	2	1	C1	C12	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR13	2	1	C1	C13	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR14	2	1	C1	C14	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR15	2	1	C1	C15	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR2	2	1	C1	C2	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR3	2	1	C1	C3	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR4	2	1	C1	C4	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR5	2	1	C1	C5	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR6	2	1	C1	C6	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR7	2	1	C1	C7	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR8	2	1	C1	C8	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR9	2	1	C1	C9	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSR	2	1	C0	C10	0	See individual bit resets.	64-bit	Resources Status Register
TRCSEQEVRO	2	1	C0	C0	4	See individual bit resets.	64-bit	Sequencer State Transition Control Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCSEQEVR1	2	1	C0	C1	4	See individual bit resets.	64-bit	Sequencer State Transition Control Register <n>
TRCSEQEVR2	2	1	C0	C2	4	See individual bit resets.	64-bit	Sequencer State Transition Control Register <n>
TRCSEQRSTEV	2	1	C0	C6	4	See individual bit resets.	64-bit	Sequencer Reset Control Register
TRCSEQSTR	2	1	C0	C7	4	See individual bit resets.	64-bit	Sequencer State Register
TRCSSCCR0	2	1	C1	C0	2	See individual bit resets.	64-bit	Single-shot Comparator Control Register <n>
TRCSSCSR0	2	1	C1	C8	2	See individual bit resets.	64-bit	Single-shot Comparator Control Status Register <n>
TRCSTATR	2	1	C0	C3	0	See individual bit resets.	64-bit	Trace Status Register
TRCSYNCP	2	1	C0	C13	0	See individual bit resets.	64-bit	Synchronization Period Register
TRCTRACEIDR	2	1	C0	C0	1	See individual bit resets.	64-bit	Trace ID Register
TRCTSCTLR	2	1	C0	C12	0	See individual bit resets.	64-bit	Timestamp Control Register
TRCVICTLR	2	1	C0	C0	2	See individual bit resets.	64-bit	ViewInst Main Control Register
TRCVIICTLR	2	1	C0	C1	2	See individual bit resets.	64-bit	ViewInst Include/Exclude Control Register
TRCVISSCTLR	2	1	C0	C2	2	See individual bit resets.	64-bit	ViewInst Start/Stop Control Register
TRCVMIDCCTLR0	2	1	C3	C2	2	See individual bit resets.	64-bit	Virtual Context Identifier Comparator Control Register 0
TRCVMIDCVR0	2	1	C3	C0	1	See individual bit resets.	64-bit	Virtual Context Identifier Comparator Value Register <n>

18.9 External ETE registers

The following summary table provides an overview of all memory-mapped ETE registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 18-4: ETE registers summary

Offset	Name	Reset	Width	Description
0x004	TRCPRGCTLR	See individual bit resets.	32-bit	Programming Control Register
0x00C	TRCSTATR	See individual bit resets.	32-bit	Trace Status Register
0x010	TRCCONFIGR	See individual bit resets.	32-bit	Trace Configuration Register
0x018	TRCAUXCTLR	See individual bit resets.	32-bit	Auxiliary Control Register
0x020	TRCEVENTCTLOR	See individual bit resets.	32-bit	Event Control 0 Register
0x024	TRCEVENTCTL1R	See individual bit resets.	32-bit	Event Control 1 Register
0x028	TRCRSR	See individual bit resets.	32-bit	Resources Status Register
0x030	TRCTSCTLR	See individual bit resets.	32-bit	Timestamp Control Register
0x034	TRCSYNCPR	See individual bit resets.	32-bit	Synchronization Period Register
0x038	TRCCCTLR	See individual bit resets.	32-bit	Cycle Count Control Register
0x03C	TRCBBCTLR	See individual bit resets.	32-bit	Branch Broadcast Control Register
0x040	TRCTRACEIDR	See individual bit resets.	32-bit	Trace ID Register
0x080	TRCVICTLR	See individual bit resets.	32-bit	ViewInst Main Control Register
0x084	TRCVIICTLR	See individual bit resets.	32-bit	ViewInst Include/Exclude Control Register
0x088	TRCVISSCTLR	See individual bit resets.	32-bit	ViewInst Start/Stop Control Register
0x100	TRCSEQEVR0	See individual bit resets.	32-bit	Sequencer State Transition Control Register <n>
0x104	TRCSEQEVR1	See individual bit resets.	32-bit	Sequencer State Transition Control Register <n>
0x108	TRCSEQEVR2	See individual bit resets.	32-bit	Sequencer State Transition Control Register <n>
0x118	TRCSEQRSTEVR	See individual bit resets.	32-bit	Sequencer Reset Control Register
0x11C	TRCSEQSTR	See individual bit resets.	32-bit	Sequencer State Register
0x120	TRCEXTINSELR0	See individual bit resets.	32-bit	External Input Select Register <n>
0x124	TRCEXTINSELR1	See individual bit resets.	32-bit	External Input Select Register <n>
0x128	TRCEXTINSELR2	See individual bit resets.	32-bit	External Input Select Register <n>
0x12C	TRCEXTINSELR3	See individual bit resets.	32-bit	External Input Select Register <n>
0x140	TRCCNTRLDVR0	See individual bit resets.	32-bit	Counter Reload Value Register <n>
0x144	TRCCNTRLDVR1	See individual bit resets.	32-bit	Counter Reload Value Register <n>
0x150	TRCCNTCTLR0	See individual bit resets.	32-bit	Counter Control Register <n>
0x154	TRCCNTCTLR1	See individual bit resets.	32-bit	Counter Control Register <n>
0x160	TRCCNTVR0	See individual bit resets.	32-bit	Counter Value Register <n>
0x164	TRCCNTVR1	See individual bit resets.	32-bit	Counter Value Register <n>
0x180	TRCIDR8	See individual bit resets.	32-bit	ID Register 8
0x184	TRCIDR9	See individual bit resets.	32-bit	ID Register 9
0x188	TRCIDR10	See individual bit resets.	32-bit	ID Register 10
0x18C	TRCIDR11	See individual bit resets.	32-bit	ID Register 11
0x190	TRCIDR12	See individual bit resets.	32-bit	ID Register 12
0x194	TRCIDR13	See individual bit resets.	32-bit	ID Register 13
0x1C0	TRCIMSPEC0	See individual bit resets.	32-bit	IMP DEF Register 0
0x1E0	TRCIDR0	See individual bit resets.	32-bit	ID Register 0
0x1E4	TRCIDR1	See individual bit resets.	32-bit	ID Register 1

Offset	Name	Reset	Width	Description
0x1E8	TRCIDR2	See individual bit resets.	32-bit	ID Register 2
0x1EC	TRCIDR3	See individual bit resets.	32-bit	ID Register 3
0x1F0	TRCIDR4	See individual bit resets.	32-bit	ID Register 4
0x1F4	TRCIDR5	See individual bit resets.	32-bit	ID Register 5
0x1F8	TRCIDR6	See individual bit resets.	32-bit	ID Register 6
0x1FC	TRCIDR7	See individual bit resets.	32-bit	ID Register 7
0x208	TRCRSCTLR2	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x20C	TRCRSCTLR3	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x210	TRCRSCTLR4	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x214	TRCRSCTLR5	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x218	TRCRSCTLR6	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x21C	TRCRSCTLR7	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x220	TRCRSCTLR8	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x224	TRCRSCTLR9	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x228	TRCRSCTLR10	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x22C	TRCRSCTLR11	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x230	TRCRSCTLR12	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x234	TRCRSCTLR13	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x238	TRCRSCTLR14	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x23C	TRCRSCTLR15	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x280	TRCSSCCR0	See individual bit resets.	32-bit	Single-shot Comparator Control Register <n>
0x2A0	TRCSSCSR0	See individual bit resets.	32-bit	Single-shot Comparator Control Status Register <n>
0x304	TRCOSLSR	See individual bit resets.	32-bit	Trace OS Lock Status Register
0x310	TRCPDCR	See individual bit resets.	32-bit	PowerDown Control Register
0x314	TRCPDSR	See individual bit resets.	32-bit	PowerDown Status Register
0x400	TRCACVR0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x408	TRCACVR1	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x410	TRCACVR2	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x418	TRCACVR3	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x420	TRCACVR4	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x428	TRCACVR5	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x430	TRCACVR6	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x438	TRCACVR7	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x480	TRCACATR0	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x488	TRCACATR1	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x490	TRCACATR2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x498	TRCACATR3	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x4A0	TRCACATR4	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x4A8	TRCACATR5	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x4B0	TRCACATR6	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>

Offset	Name	Reset	Width	Description
0x4B8	TRCACATR7	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x600	TRCCIDCVR0	See individual bit resets.	64-bit	Context Identifier Comparator Value Registers <n>
0x640	TRCVMIDCVR0	See individual bit resets.	64-bit	Virtual Context Identifier Comparator Value Register <n>
0x680	TRCCIDCTLR0	See individual bit resets.	32-bit	Context Identifier Comparator Control Register 0
0x688	TRCVMIDCTLR0	See individual bit resets.	32-bit	Virtual Context Identifier Comparator Control Register 0
0xF00	TRCITCTRL	See individual bit resets.	32-bit	Integration Mode Control Register
0xFA0	TRCCCLAIMSET	See individual bit resets.	32-bit	Claim Tag Set Register
0xFA4	TRCCCLAIMCLR	See individual bit resets.	32-bit	Claim Tag Clear Register
0xFA8	TRCDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFB0	TRCLAR	See individual bit resets.	32-bit	Lock Access Register
0xFB4	TRCLSR	See individual bit resets.	32-bit	Lock Status Register
0xFB8	TRCAUTHSTATUS	See individual bit resets.	32-bit	Authentication Status Register
0xFBC	TRCDEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC0	TRCDEVID2	See individual bit resets.	32-bit	Device Configuration Register 2
0xFC4	TRCDEVID1	See individual bit resets.	32-bit	Device Configuration Register 1
0xFC8	TRCDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFCC	TRCDEVTYPE	See individual bit resets.	32-bit	Device Type Register
0xFD0	TRCPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFD4	TRCPIDR5	See individual bit resets.	32-bit	Peripheral Identification Register 5
0xFD8	TRCPIDR6	See individual bit resets.	32-bit	Peripheral Identification Register 6
0xFDC	TRCPIDR7	See individual bit resets.	32-bit	Peripheral Identification Register 7
0xFE0	TRCPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	TRCPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	TRCPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	TRCPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	TRCCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	TRCCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	TRCCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	TRCCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

19. Trace Buffer Extension support

The C1-Pro core implements the TRace Buffer Extension (TRBE). The TRBE writes the program flow trace generated by the trace unit directly to memory. The TRBE is programmed through System registers.

When enabled, the TRBE can:

- Accept trace data from the trace unit and write it to L2 memory.
- Discard trace data from the trace unit. In this case, the data is lost.
- Reject trace data from the trace unit. In this case, the trace unit retains data until the TRBE accepts it.

When disabled, the TRBE ignores trace data and the trace unit sends trace data to the AMBA® Trace Bus (ATB) interface.

19.1 Program and read the trace buffer registers

You can program and read the TRace Buffer Extension (TRBE) registers using the System register interface.

The core does not have to be in debug state when you program the TRBE registers. When you program the TRBE registers, you must enable all the changes at the same time. Otherwise, if you program the counter, it might start to count based on incorrect events before the correct setup is in place for the trigger condition. To disable the TRBE, use the TRBLIMITR_EL1.E bit.

For more information on the TRBE register behaviors and access mechanisms, see the [Arm® Architecture Reference Manual for A-profile architecture](#)

19.2 Trace buffer register interface

The C1-Pro core supports a System register interface to TRace Buffer Extension (TRBE) registers.

Register accesses differ depending on the TRBE state. For more information on the behaviors and access mechanisms, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

20. Activity Monitors Extension support

The C1-Pro core implements the Activity Monitors Extension to the Arm®v8.4-A architecture. Activity monitoring has features similar to performance monitoring features, but is intended for system management use whereas performance monitoring is aimed at user and debug applications.

The activity monitors provide useful information for system power management and persistent monitoring. The activity monitors are read-only in operation and their configuration is limited to the highest implemented Exception level.

The C1-Pro core implements eight or ten counters in two groups, each of which is a 64-bit counter that counts a fixed event. Group 0 has four counters (0-3). Group 1 has either four counters (10-13) or six counters (10-15) if the C1-SME2 is implemented.

20.1 Activity monitors access

The C1-Pro core supports access to activity monitors from the System register interface and supports read-only memory-mapped access using the utility bus interface.

See the [Arm® Architecture Reference Manual for A-profile architecture](#) for information on the memory mapping of these registers.

Access enable bit

There are multiple access enable bits associated with the Activity Monitors System registers:

- AMUSERENR_ELO.EN controls access from ELO to the Activity Monitors System registers.
- CPTR_EL2.TAM controls access from ELO and EL1 to the Activity Monitors System registers.
- CPTR_EL3.TAM controls access from ELO, EL1, and EL2 to the Activity Monitors Extension System registers.

For a detailed description of access controls for the registers, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

System register access

The activity monitors are accessible using the `MRS` and `MSR` instructions.

External memory-mapped access

Activity monitors can be accessed via the memory-mapped utility bus interface. In this case, the Activity Monitors registers only provide read access to the Activity Monitor Event Counter registers.

The base address for Activity Monitoring Unit (AMU) registers on the utility bus interface is `0x<n>90000`, where `n` is the C1-Pro core instance number in the C1-DSU cluster.

These registers are treated as RAZ/WI if the register is marked as Reserved or if the register is accessed in the wrong Security state.

20.2 Activity monitors counters

The C1-Pro core implements four activity monitors counters, 0-3, and three auxiliary counters, 10-12, that map to specific Activity Monitoring Unit (AMU) events.

Each counter has the following characteristics:

- All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support for overflow status indication or interrupts.
- Any change in clock frequency can affect any counter. For example, when a `WFI`, `WFE`, `WFIT`, or `WFET` instruction stops the clock.
- Events 0-3 and auxiliary events 10-12 are fixed, and the `AMEVTYPER0<n>_ELO` and `AMEVTYPER1<n>_ELO` evtCount bits are read-only.
- The activity monitor counters are reset to zero on a Cold reset of the power domain of the core. When the core is not in reset, activity monitoring is available.

20.3 Activity monitors events

Activity monitors events in the C1-Pro core are either fixed or programmable, and they map to the activity monitors counters.

The following table shows the mapping of counters to fixed events.

Table 20-1: Mapping of counters to fixed events

Activity monitor counter <n>	Event	Event number	Description
AMEVCNTR00	CPU_CYCLES	0x0011	Core frequency cycles
AMEVCNTR01	CNT_CYCLES	0x4004	Constant frequency cycles
AMEVCNTR02	INSTR_RETIRED	0x0008	Instruction architecturally executed This counter increments for every instruction that is executed architecturally, including instructions that fail their condition code check.
AMEVCNTR03	STALL_BACKEND_MEM	0x4005	Memory stall cycles This counter counts cycles in which the core is unable to dispatch instructions from the front end to the back end due to a back end stall caused by a miss in the last level of cache within the core clock domain.
AMEVCNTR10	MPMM_THRESHOLD_GEAR0	0x0300	Maximum Power Mitigation System (MPMM) Gear 0 activity period threshold exceeded
AMEVCNTR11	MPMM_THRESHOLD_GEAR1	0x0301	Maximum Power Mitigation System (MPMM) Gear 1 activity period threshold exceeded
AMEVCNTR12	MPMM_THRESHOLD_GEAR2	0x0302	Maximum Power Mitigation System (MPMM) Gear 2 activity period threshold exceeded

Activity monitor counter <n>	Event	Event number	Description
AMEVCNTR13	CPU_ACTIVITY	0x0310	<p>CPU activity count</p> <p>This counter is an accumulation of CPU activity. This value is updated on a periodic basis with a count of the activity within the CPU.</p> <p>For example, the difference between two reads of the count divided by the time between the counts will be an average activity level for that period.</p>
AMEVCNTR14	STALL_BACKEND_BUSY_CME	0x03200	<p>The CPU is stalling because of SME2 unit backpressure, for any reason.</p> <p>Typical reasons for stalling include:</p> <ul style="list-style-type: none"> • The core arbitrated in the C1-SME2, but the core sends instructions faster than the SME2 unit can execute them. • The core is waiting for arbitration and stalls instruction execution. <p>Note: This event is present only when the C1-SME2 unit is implemented.</p>
AMEVCNTR15	STALL_BACKEND_BUSY_CME_ARB	0x03202	<p>The core is stalling because of SME2 unit backpressure, waiting for arbitration.</p> <p>This event is a subset of STALL_BACKEND_CME event. This event is set when the CPU stalls because of SME2 unit contention, waiting for arbitration.</p> <p>Note: This event is present only when the C1-SME2 unit is implemented.</p>

Related information

[4.5.1 Maximum Power Mitigation Mechanism](#) on page 56

20.4 AArch64 activity monitors registers

The following summary table provides an overview of all Activity Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 20-2: Activity Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCFGR_ELO	3	3	C13	C2	1	See individual bit resets.	64-bit	Activity Monitors Configuration Register
AMCGCR_ELO	3	3	C13	C2	2	See individual bit resets.	64-bit	Activity Monitors Counter Group Configuration Register
AMCNTENCLR0_ELO	3	3	C13	C2	4	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 0
AMCNTENCLR1_ELO	3	3	C13	C3	0	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 1
AMCNTENSET0_ELO	3	3	C13	C2	5	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 0
AMCNTENSET1_ELO	3	3	C13	C3	1	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 1
AMCR_ELO	3	3	C13	C2	0	See individual bit resets.	64-bit	Activity Monitors Control Register
AMEVCNTR00_ELO	3	3	C13	C4	0	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR01_ELO	3	3	C13	C4	1	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR02_ELO	3	3	C13	C4	2	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR03_ELO	3	3	C13	C4	3	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR10_ELO	3	3	C13	C12	0	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR11_ELO	3	3	C13	C12	1	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR12_ELO	3	3	C13	C12	2	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR13_ELO	3	3	C13	C12	3	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR14_ELO	3	3	C13	C12	4	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR15_ELO	3	3	C13	C12	5	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVTYPER00_ELO	3	3	C13	C6	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER01_ELO	3	3	C13	C6	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER02_ELO	3	3	C13	C6	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER03_ELO	3	3	C13	C6	3	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER10_ELO	3	3	C13	C14	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER11_ELO	3	3	C13	C14	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMEVTYPER12_ELO	3	3	C13	C14	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER13_ELO	3	3	C13	C14	3	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER14_ELO	3	3	C13	C14	4	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER15_ELO	3	3	C13	C14	5	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMUSERENR_ELO	3	3	C13	C2	3	See individual bit resets.	64-bit	Activity Monitors User Enable Register

20.5 External AMU registers

The following summary table provides an overview of all memory-mapped AMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table 20-3: AMU registers summary

Offset	Name	Reset	Width	Description
0x0	AMEVCNTR00 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x8	AMEVCNTR01 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x10	AMEVCNTR02 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x18	AMEVCNTR03 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x100	AMEVCNTR10 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x108	AMEVCNTR11 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x110	AMEVCNTR12 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x118	AMEVCNTR13 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x120	AMEVCNTR14 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x128	AMEVCNTR15 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x400	AMEVTYPER00	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x404	AMEVTYPER01	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x408	AMEVTYPER02	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x40C	AMEVTYPER03	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x480	AMEVTYPER10	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x484	AMEVTYPER11	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1

Offset	Name	Reset	Width	Description
0x488	AMEVTYPER12	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x48C	AMEVTYPER13	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x490	AMEVTYPER14	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x494	AMEVTYPER15	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0xC00	AMCNTENSET0	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 0
0xC04	AMCNTENSET1	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 1
0xC20	AMCNTENCLR0	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 0
0xC24	AMCNTENCLR1	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 1
0xCE0	AMCGCR	See individual bit resets.	32-bit	Activity Monitors Counter Group Configuration Register
0xE00	AMCFGR	See individual bit resets.	32-bit	Activity Monitors Configuration Register
0xE04	AMCR	See individual bit resets.	32-bit	Activity Monitors Control Register
0xE08	AMIIDR	See individual bit resets.	32-bit	Activity Monitors Implementation Identification Register
0xFA8	AMDEVAFF0	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 0
0xFAC	AMDEVAFF1	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 1
0xFBC	AMDEVARCH	See individual bit resets.	32-bit	Activity Monitors Device Architecture Register
0xFCC	AMDEVTYPE	See individual bit resets.	32-bit	Activity Monitors Device Type Register
0xFD0	AMPIDR4	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 4
0xFE0	AMPIDR0	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 0
0xFE4	AMPIDR1	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 1
0xFE8	AMPIDR2	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 2
0xFEC	AMPIDR3	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 3
0xFF0	AMCIDR0	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 0
0xFF4	AMCIDR1	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 1
0xFF8	AMCIDR2	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 2
0xFFC	AMCIDR3	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 3


21. Statistical Profiling Extension support

The C1-Pro core implements the Statistical Profiling Extension (SPE) to the Arm®v8.8-A architecture. The SPE provides a statistical view of the performance characteristics of executed instructions that software writers can use to optimize their code for better performance.

The C1-Pro core profiles micro-operations to minimize the amount of logic necessary to support the SPE.

The following figure shows the SPE behavior in the C1-Pro core.

Figure 21-1: SPE behavior



* Throughout the lifetime of the micro-operation in the core

Profiles are collected periodically and a down-counter drives the selection of the micro-operations to be profiled. This counter counts the number of speculative micro-operations that are dispatched, decremented once for each micro-operation. When the counter reaches zero, a micro-operation is identified as being sampled and is profiled throughout its lifetime in the core.

SPE profiles are written to memory using a Virtual Address (VA), which means that writes of profiles must have access to the Memory Management Unit (MMU) to translate a VA to a Physical Address (PA), and must have a means to be written to memory.



Profiling is expected to be largely non-intrusive to the performance of the core. The performance of the core is not meaningfully disturbed while profiling is taking place. The rate of occurrence depends on the sampling rate. You can specify a sampling rate that is meaningfully intrusive to the performance of the core. Arm recommends that the minimum sampling interval is once per 1024 micro-operations. This value is communicated to software through PMSIDR_EL1.Interval, bits[11:8].

For more information, see the [Arm® Architecture Reference Manual for A-profile architecture](#).

21.1 Statistical Profiling Extension events packet

The events packet indicates the **IMPLEMENTATION DEFINED** events that the sampled operation generated.

The following table shows the events defined in the 32-bit events packet implemented in the C1-Pro core.

Table 21-1: SPE events packet

Bits	Definition
[31:19]	Reserved
[18]	Empty predicate
[17]	Partial predicate
[16:13]	Reserved
[12]	Late prefetch
[11]	Data alignment flag
[10]	Remote access
[9]	Last level cache miss
[8]	Last level cache access
[7]	Branch mispredicted
[6]	Not taken
[5]	Translation Lookaside Buffer (TLB) walk
[4]	TLB access
[3]	L1 data cache refill
[2]	L1 data cache access
[1]	Architecturally retired
[0]	Generated exception

21.2 Statistical Profiling Extension data source packet

The data source packet indicates where the data returned for a load or store operation was sourced.

The following table shows the data source defined in the 8-bit data source packet implemented in the C1-Pro core.

Table 21-2: SPE data source packet

Value	Name
0b0000	L1 data cache
0b1000	L2 cache
0b1001	Peer core
0b1010	Local cluster
0b1011	System cache
0b1100	Peer cluster
0b1101	Remote
0b1110	Dynamic Random Access Memory (DRAM)

Appendix A AArch64 registers

This appendix contains the descriptions for the C1-Pro AArch64 registers.

This manual does not provide a complete list of registers. Read this manual together with the [Arm® Architecture Reference Manual for A-profile architecture](#).

A.1 AArch64 Activity Monitors registers summary

The following summary table provides an overview of all Activity Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-1: Activity Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMCFGR_ELO	3	3	C13	C2	1	See individual bit resets.	64-bit	Activity Monitors Configuration Register
AMCGCR_ELO	3	3	C13	C2	2	See individual bit resets.	64-bit	Activity Monitors Counter Group Configuration Register
AMCNTENCLR0_ELO	3	3	C13	C2	4	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 0
AMCNTENCLR1_ELO	3	3	C13	C3	0	See individual bit resets.	64-bit	Activity Monitors Count Enable Clear Register 1
AMCNTENSET0_ELO	3	3	C13	C2	5	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 0
AMCNTENSET1_ELO	3	3	C13	C3	1	See individual bit resets.	64-bit	Activity Monitors Count Enable Set Register 1
AMCR_ELO	3	3	C13	C2	0	See individual bit resets.	64-bit	Activity Monitors Control Register
AMEVCNTR00_ELO	3	3	C13	C4	0	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR01_ELO	3	3	C13	C4	1	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR02_ELO	3	3	C13	C4	2	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR03_ELO	3	3	C13	C4	3	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
AMEVCNTR10_ELO	3	3	C13	C12	0	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AMEVCNTR11_ELO	3	3	C13	C12	1	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR12_ELO	3	3	C13	C12	2	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR13_ELO	3	3	C13	C12	3	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR14_ELO	3	3	C13	C12	4	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVCNTR15_ELO	3	3	C13	C12	5	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
AMEVTYPER00_ELO	3	3	C13	C6	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER01_ELO	3	3	C13	C6	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER02_ELO	3	3	C13	C6	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER03_ELO	3	3	C13	C6	3	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 0
AMEVTYPER10_ELO	3	3	C13	C14	0	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER11_ELO	3	3	C13	C14	1	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER12_ELO	3	3	C13	C14	2	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER13_ELO	3	3	C13	C14	3	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER14_ELO	3	3	C13	C14	4	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMEVTYPER15_ELO	3	3	C13	C14	5	See individual bit resets.	64-bit	Activity Monitors Event Type Registers 1
AMUSERENR_ELO	3	3	C13	C2	3	See individual bit resets.	64-bit	Activity Monitors User Enable Register

A.1.1 AMCFGR_ELO, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR_ELO is applicable to both the architected and the auxiliary counter groups.

Configurations

AArch64 register AMCFGR_ELO bits [31:0] are architecturally mapped to External register [B.1.22 AMCFGR, Activity Monitors Configuration Register](#) on page 751 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	xxx1	0000	0000	0011	1111	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-1: AARCH64_AMCFGR_ELO bit assignments




Table A-2: AMCFGR_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	NCG	Defines the number of counter groups. The following value is specified for this product. 0b0001 Two counter groups are implemented	0b0001
[27:25]	RES0	Reserved	RES0
[24]	HDBG	Halt-on-debug supported. This feature must be supported, and so this bit is 0b1. 0b1 AArch64-AMCR_ELO.HDBG is read/write.	0b1
[23:14]	RAZ	Reserved	RAZ

Bits	Name	Description	Reset
[13:8]	SIZE	Defines the size of the activity monitor event counters, minus one. The counters are 64-bit, so the value of this field is 0b111111. This field is used by software to determine the spacing of the counters in the memory-map. The counters are at doubleword-aligned addresses. 0b111111	0b111111
[7:0]	N	Defines the number of activity monitor event counters. The total number of counters implemented in all groups by the Activity Monitors Extension is [AMCFGR_ELO.N + 1]. 0b00000111 If SME is not implemented, Eight activity monitor event counters. 0b00001001 If SME is implemented, Ten monitor event counters.	The reset values can be the following: 0b00000111, 0b00001001, respective to the value.

Access

MRS <Xt>, AMCFGR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b001

Accessibility

MRS <Xt>, AMCFGR_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMCFGR_ELO;
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = AMCFGR_ELO;
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then

```

```
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMCFGR_EL0;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMCFGR_EL0;
```

A.1.2 AMCGCR_EL0, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

AArch64 register AMCGCR_EL0 bits [31:0] are architecturally mapped to External register [B.1.21 AMCGCR, Activity Monitors Counter Group Configuration Register](#) on page 750 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-2: AARCH64_AMCGCR_ELO bit assignments




Table A-4: AMCGCR_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group. 0b00000110 If SME is implemented, six counters in the auxiliary counter group. All other values are reserved.	8{x}
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group. 0b00000100	0x04

Access

MRS <Xt>, AMCGCR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b010

Accessibility

MRS <Xt>, AMCGCR_ELO

```
if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMCGCR_ELO;
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
```

```
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMCGCR_EL0;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMCGCR_EL0;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMCGCR_EL0;
```

A.1.3 AMEVTYPER00_ELO, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR00_ELO counts.

Configurations

AArch64 register AMEVTYPER00_ELO bits [31:0] are architecturally mapped to External register [B.1.11 AMEVTYPER00, Activity Monitors Event Type Registers 0](#) on page 734 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0001	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-3: AARCH64_AMEVTYPEPER00_ELO bit assignments




Table A-6: AMEVTYPEPER00_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTR00_ELO. The value of this field is architecturally mandated for each architected counter. 0b00000000000010001 Processor frequency cycles	0x0011

Access

If 0 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPEPER00_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPEPER00_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b000

Accessibility

If 0 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPEPER00_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPEPER00_ELO

```
if PSTATE.EL == EL0 then
```

```

    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPERO_EL0[0];
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPERO_EL0[0];
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPERO_EL0[0];
        elsif PSTATE.EL == EL3 then
            X[t, 64] = AMEVTYPERO_EL0[0];

```

A.1.4 AMEVTYPERO1_ELO, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR01_ELO counts.

Configurations

AArch64 register AMEVTYPERO1_ELO bits [31:0] are architecturally mapped to External register [B.1.12 AMEVTYPERO1, Activity Monitors Event Type Registers 0](#) on page 736 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0000	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-4: AARCH64_AMEVTYPER01_ELO bit assignments




Table A-8: AMEVTYPER01_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTR01_ELO. The value of this field is architecturally mandated for each architected counter. 0b0100000000000100 Constant frequency cycles	0x4004

Access

If 1 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER01_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER01_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b001

Accessibility

If 1 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER01_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER01_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER0_ELO[1];
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = AMEVTYPER0_ELO[1];
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = AMEVTYPER0_ELO[1];
        elsif PSTATE.EL == EL3 then
            X[t, 64] = AMEVTYPER0_ELO[1];

```

A.1.5 AMEVTYPER02_ELO, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR02_ELO counts.

Configurations

AArch64 register AMEVTYPER02_ELO bits [31:0] are architecturally mapped to External register [B.1.13 AMEVTYPER02, Activity Monitors Event Type Registers 0](#) on page 737 bits [31:0].

Attributes

Width

64


Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-5: AARCH64_AMEVTYPER02_ELO bit assignments




Table A-10: AMEVTYPER02_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTR02_ELO. The value of this field is architecturally mandated for each architected counter. 0b00000000000001000 Instructions retired	0x0008

Access

If 2 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPEP02_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPEP02_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b010

Accessibility

If 2 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPEP02_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPEP02_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEP02_ELO[2];
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEP02_ELO[2];
    elseif PSTATE.EL == EL2 then

```



```
if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
    UNDEFINED;
elseif CPTR_EL3.TAM == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER0_ELO[2];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPER0_ELO[2];
```

A.1.6 AMEVTYPER03_ELO, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR03_ELO counts.

Configurations

AArch64 register AMEVTYPER03_ELO bits [31:0] are architecturally mapped to External register [B.1.14 AMEVTYPER03, Activity Monitors Event Type Registers 0](#) on page 739 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0000	0000	0101
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-6: AARCH64_AMEVTYPER03_ELO bit assignments




Table A-12: AMEVTYPER03_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AArch64-AMEVCNTR03_ELO. The value of this field is architecturally mandated for each architected counter. 0b0100000000000101 Memory stall cycles	0x4005

Access

If 3 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER03_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER03_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0110	0b011

Accessibility

If 3 is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER03_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG0NC identifies the number of architected activity monitor event counters.

MRS <Xt>, AMEVTYPER03_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else

```

```
        X[t, 64] = AMEVTYPER0_ELO[3];
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER0_ELO[3];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER0_ELO[3];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMEVTYPER0_ELO[3];
```

A.1.7 AMEVTYPER10_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR10_ELO counts.

Configurations

AArch64 register AMEVTYPER10_ELO bits [31:0] are architecturally mapped to External register [B.1.15 AMEVTYPER10, Activity Monitors Event Type Registers 1](#) on page 741 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-7: AARCH64_AMEVTYPEPER10_ELO bit assignments




Table A-14: AMEVTYPEPER10_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AArch64-AMEVCNTR10_ELO. 0b00000001100000000 MPMM gear 0 period threshold exceeded	0x0300

Access

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPEPER10_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPEPER10_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b000

Accessibility

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPEPER10_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPEPER10_ELO

```
if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
```

```

        UNDEFINED;
    elseif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
        HAFGRTR_EL2.AMEVTYPEPER10_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPEPER1_ELO[0];
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPEPER10_ELO == '1'
        then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPEPER1_ELO[0];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPEPER1_ELO[0];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMEVTYPEPER1_ELO[0];

```

A.1.8 AMEVTYPEPER11_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR11_ELO counts.

Configurations

AArch64 register AMEVTYPEPER11_ELO bits [31:0] are architecturally mapped to External register [B.1.16 AMEVTYPEPER11, Activity Monitors Event Type Registers 1](#) on page 742 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-8: AARCH64_AMEVTYPER11_ELO bit assignments




Table A-16: AMEVTYPER11_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AArch64-AMEVCNTR11_ELO. 0b00000001100000001 MPMM gear 1 period threshold exceeded	0x0301

Access

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER11_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER11_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b001

Accessibility

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPEPER11_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPEPER11_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
            HAFGRTR_EL2.AMEVTYPEPER11_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_ELO[1];
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPEPER11_ELO == '1'
            then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = AMEVTYPEPER1_ELO[1];
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_ELO[1];
        elsif PSTATE.EL == EL3 then
            X[t, 64] = AMEVTYPEPER1_ELO[1];

```

A.1.9 AMEVTYPER12_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR12_ELO counts.

Configurations

AArch64 register AMEVTYPER12_ELO bits [31:0] are architecturally mapped to External register [B.1.17 AMEVTYPER12, Activity Monitors Event Type Registers 1](#) on page 744 bits [31:0].

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-9: AARCH64_AMEVTYPER12_ELO bit assignments




Table A-18: AMEVTYPER12_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AArch64-AMEVCNTR12_ELO. 0b00000001100000010 MPMM gear 2 period threshold exceeded	0x0302

Access

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER12_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER12_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b11101	0b11110	0b010

Accessibility

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER12_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER12_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
            HAFGRTR_EL2.AMEVTYPER12_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER1_ELO[2];
    elsif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPER12_ELO == '1'
        then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then

```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER1_ELO[2];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER1_ELO[2];
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPER1_ELO[2];
```

A.1.10 AMEVTYPER13_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR13_ELO counts.

Configurations

AArch64 register AMEVTYPER13_ELO bits [31:0] are architecturally mapped to External register [B.1.18 AMEVTYPER13, Activity Monitors Event Type Registers 1](#) on page 745 bits [31:0].

Attributes

Width

64

Functional group


Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0011	0001	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-10: AARCH64_AMEVTYPER13_ELO bit assignments




Table A-20: AMEVTYPER13_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	This counter is an accumulation of CPU activity. This value is updated on a periodic basis with a count of the activity within the CPU. 0b00000001100010000 CPU Activity Count	0x0310

Access

If 3 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER13_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER13_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b011

Accessibility

If 3 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER13_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER13_ELO

```
if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
```

```

        UNDEFINED;
    elseif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
        HAFGRTR_EL2.AMEVTPER13_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTPER1_ELO[3];
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTPER13_ELO == '1'
        then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTPER1_ELO[3];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTPER1_ELO[3];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = AMEVTPER1_ELO[3];

```

A.1.11 AMEVTPER14_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR14_ELO counts.

Configurations

AArch64 register AMEVTPER14_ELO bits [31:0] are architecturally mapped to External register [B.1.19 AMEVTPER14, Activity Monitors Event Type Registers 1](#) on page 747 bits [31:0].

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to AMEVTPER14_ELO are UNDEFINED.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0011	0010	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-11: AArch64_AMEVTYPER14_ELO bit assignments




Table A-22: AMEVTYPER14_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AArch64-AMEVCNTR14_ELO. 0b0011001000000000 The CPU is stalling because of SME2 unit backpressure, for any reason	0x3200

Access

If 4 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER14_ELO are **UNDEFINED**.



Note

AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER14_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b100

Accessibility

If 4 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER14_ELO are UNDEFINED.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER14_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
            HAFGRTR_EL2.AMEVTYPER14_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER1_ELO[4];
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPER14_ELO == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMEVTYPER1_ELO[4];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elseif CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER1_ELO[4];

```

```
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPER1_EL0[4];
```

A.1.12 AMEVTYPER15_ELO, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AArch64-AMEVCNTR15_ELO counts.

Configurations

AArch64 register AMEVTYPER15_ELO bits [31:0] are architecturally mapped to External register [B.1.20 AMEVTYPER15, Activity Monitors Event Type Registers 1](#) on page 748 bits [31:0].

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to AMEVTYPER15_ELO are UNDEFINED.

Attributes

Width

64

Functional group

Activity Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0011	0010	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-12: AARCH64_AMEVTYPER15_ELO bit assignments




Table A-24: AMEVTYPER15_ELO bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AArch64-AMEVCNTR15_ELO. 0b0011001000000010 The CPU is stalling because of SME2 unit backpressure, waiting for arbitration	0x3202

Access

If 5 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER15_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER15_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b1110	0b101

Accessibility

If 5 is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER15_ELO are **UNDEFINED**.



AArch64-AMCGCR_ELO.CG1NC identifies the number of auxiliary activity monitor event counters.

MRS <Xt>, AMEVTYPER15_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
            HAFGRTR_EL2.AMEVTYPER15_ELO == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else

```



```

        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER1_EL0[5];
    elsif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HAFGRTR_EL2.AMEVTYPER15_EL0 == '1'
        then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER1_EL0[5];
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TAM == '1' then
                UNDEFINED;
            elsif CPTR_EL3.TAM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPER1_EL0[5];
        elsif PSTATE.EL == EL3 then
            X[t, 64] = AMEVTYPER1_EL0[5];

```

A.2 AArch64 Debug registers summary

The following summary table provides an overview of all Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-26: Debug registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DBGAUTHSTATUS_EL1	2	0	C7	C14	6	See individual bit resets.	64-bit	Debug Authentication Status Register
DBGBCR0_EL1	2	0	C0	C0	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR1_EL1	2	0	C0	C1	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR2_EL1	2	0	C0	C2	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR3_EL1	2	0	C0	C3	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR4_EL1	2	0	C0	C4	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBCR5_EL1	2	0	C0	C5	5	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
DBGBVR0_EL1	2	0	C0	C0	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DBGBVR1_EL1	2	0	C0	C1	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR2_EL1	2	0	C0	C2	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR3_EL1	2	0	C0	C3	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR4_EL1	2	0	C0	C4	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGBVR5_EL1	2	0	C0	C5	4	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
DBGCLAIMCLR_EL1	2	0	C7	C9	6	See individual bit resets.	64-bit	Debug CLAIM Tag Clear Register
DBGCLAIMSET_EL1	2	0	C7	C8	6	See individual bit resets.	64-bit	Debug CLAIM Tag Set Register
DBGDTRRX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Receive
DBGDTRTX_ELO	2	3	C0	C5	0	See individual bit resets.	64-bit	Debug Data Transfer Register, Transmit
DBGDTR_ELO	2	3	C0	C4	0	See individual bit resets.	64-bit	Debug Data Transfer Register, half-duplex
DBGPRCR_EL1	2	0	C1	C4	4	See individual bit resets.	64-bit	Debug Power Control Register
DBGWCR0_EL1	2	0	C0	C0	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWCR1_EL1	2	0	C0	C1	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWCR2_EL1	2	0	C0	C2	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWCR3_EL1	2	0	C0	C3	7	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
DBGWVR0_EL1	2	0	C0	C0	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWVR1_EL1	2	0	C0	C1	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWVR2_EL1	2	0	C0	C2	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
DBGWVR3_EL1	2	0	C0	C3	6	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
MDCCINT_EL1	2	0	C0	C2	0	See individual bit resets.	64-bit	Monitor DCC Interrupt Enable Register
MDCCSR_ELO	2	3	C0	C1	0	See individual bit resets.	64-bit	Monitor DCC Status Register
MDCR_EL2	3	4	C1	C1	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL2)
MDRAR_EL1	2	0	C1	C0	0	See individual bit resets.	64-bit	Monitor Debug ROM Address Register
MDSCR_EL1	2	0	C0	C2	2	See individual bit resets.	64-bit	Monitor Debug System Control Register
OSDLR_EL1	2	0	C1	C3	4	See individual bit resets.	64-bit	OS Double Lock Register
OSDTRRX_EL1	2	0	C0	C0	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Receive
OSDTRTX_EL1	2	0	C0	C3	2	See individual bit resets.	64-bit	OS Lock Data Transfer Register, Transmit
OSECCR_EL1	2	0	C0	C6	2	See individual bit resets.	64-bit	OS Lock Exception Catch Control Register
OSLAR_EL1	2	0	C1	C0	4	See individual bit resets.	64-bit	OS Lock Access Register
OSLSR_EL1	2	0	C1	C1	4	See individual bit resets.	64-bit	OS Lock Status Register
TRFCR_EL1	3	0	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL1)
TRFCR_EL2	3	4	C1	C2	1	See individual bit resets.	64-bit	Trace Filter Control Register (EL2)

A.3 AArch64 GIC system registers summary

The following summary table provides an overview of all GIC system registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-27: GIC system registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 0 Registers
ICC_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Active Priorities Group 1 Registers
ICC_ASGI1R_EL1	3	0	C12	C11	6	See individual bit resets.	64-bit	Interrupt Controller Alias Software Generated Interrupt Group 1 Register
ICC_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Binary Point Register 1
ICC_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL1)
ICC_CTLR_EL3	3	6	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Control Register (EL3)
ICC_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Interrupt Register
ICC_EOIR0_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 0
ICC_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller End Of Interrupt Register 1
ICC_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 0
ICC_HPPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Highest Priority Pending Interrupt Register 1
ICC_IARO_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 0
ICC_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Acknowledge Register 1
ICC_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 0 Enable Register
ICC_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register
ICC_IGRPEN1_EL3	3	6	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Interrupt Group 1 Enable Register (EL3)
ICC_NMIAR1_EL1	3	0	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller Non-maskable Interrupt Acknowledge Register 1
ICC_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Interrupt Priority Mask Register
ICC_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Running Priority Register
ICC_SGIOR_EL1	3	0	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 0 Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICC_SGI1R_EL1	3	0	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Software Generated Interrupt Group 1 Register
ICC_SRE_EL1	3	0	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL1)
ICC_SRE_EL2	3	4	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL2)
ICC_SRE_EL3	3	6	C12	C12	5	See individual bit resets.	64-bit	Interrupt Controller System Register Enable Register (EL3)
ICH_AP0R0_EL2	3	4	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 0 Registers
ICH_AP1R0_EL2	3	4	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Active Priorities Group 1 Registers
ICH_EISR_EL2	3	4	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller End of Interrupt Status Register
ICH_ELRSR_EL2	3	4	C12	C11	5	See individual bit resets.	64-bit	Interrupt Controller Empty List Register Status Register
ICH_HCR_EL2	3	4	C12	C11	0	See individual bit resets.	64-bit	Interrupt Controller Hyp Control Register
ICH_LR0_EL2	3	4	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR1_EL2	3	4	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR2_EL2	3	4	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_LR3_EL2	3	4	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller List Registers
ICH_MISR_EL2	3	4	C12	C11	2	See individual bit resets.	64-bit	Interrupt Controller Maintenance Interrupt State Register
ICH_VMCR_EL2	3	4	C12	C11	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Machine Control Register
ICH_VTR_EL2	3	4	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller VGIC Type Register
ICV_AP0R0_EL1	3	0	C12	C8	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 0 Registers
ICV_AP1R0_EL1	3	0	C12	C9	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Active Priorities Group 1 Registers
ICV_BPR0_EL1	3	0	C12	C8	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 0
ICV_BPR1_EL1	3	0	C12	C12	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Binary Point Register 1
ICV_CTLR_EL1	3	0	C12	C12	4	See individual bit resets.	64-bit	Interrupt Controller Virtual Control Register
ICV_DIR_EL1	3	0	C12	C11	1	See individual bit resets.	64-bit	Interrupt Controller Deactivate Virtual Interrupt Register
ICV_EOIRO_EL1	3	0	C12	C8	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 0

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ICV_EOIR1_EL1	3	0	C12	C12	1	See individual bit resets.	64-bit	Interrupt Controller Virtual End Of Interrupt Register 1
ICV_HPPIRO_EL1	3	0	C12	C8	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0
ICV_HPPIR1_EL1	3	0	C12	C12	2	See individual bit resets.	64-bit	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1
ICV_IARO_EL1	3	0	C12	C8	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 0
ICV_IAR1_EL1	3	0	C12	C12	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Acknowledge Register 1
ICV_IGRPEN0_EL1	3	0	C12	C12	6	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 0 Enable Register
ICV_IGRPEN1_EL1	3	0	C12	C12	7	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Group 1 Enable Register
ICV_NMIAR1_EL1	3	0	C12	C9	5	See individual bit resets.	64-bit	Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1
ICV_PMR_EL1	3	0	C4	C6	0	See individual bit resets.	64-bit	Interrupt Controller Virtual Interrupt Priority Mask Register
ICV_RPR_EL1	3	0	C12	C11	3	See individual bit resets.	64-bit	Interrupt Controller Virtual Running Priority Register

A.3.1 ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Registers

Provides information about Group 0 active priorities.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICC_AP0R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-13: AARCH64_ICC_AP0R0_EL1 bit assignments




Table A-28: ICC_AP0R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	P<x>	<p>Provides the access to the active priorities for Group 0 interrupts. Possible values of each bit are:</p> <p>0b0</p> <p>There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop.</p> <p>0b1</p> <p>There is a Group 0 interrupt active with this priority level which has not undergone priority drop.</p> <p>There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].</p>	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP0R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICC_AP0R2_EL1 and ICC_AP0R3_EL1 are implemented only in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.



The number of bits of preemption is indicated by AArch64-ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- ICC_AP0R0_EL1.
- Secure AArch64-ICC_AP1R0_EL1.
- Non-secure AArch64-ICC_AP1R0_EL1.

MRS <Xt>, ICC_AP0R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

MSR ICC_AP0R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP0R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICC_AP0R2_EL1 and ICC_AP0R3_EL1 are implemented only in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.



The number of bits of preemption is indicated by AArch64-ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- ICC_AP0R0_EL1.

- Secure AArch64-ICC_AP1RO_EL1.
- Non-secure AArch64-ICC_AP1RO_EL1.

MRS <Xt>, ICC_AP0RO_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_AP0R_EL1[0];
    elseif SCR_EL3.FIQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ICC_AP0R_EL1[0];

```

MSR ICC_AP0RO_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_AP0R_EL1[0] = X[t, 64];
    elseif SCR_EL3.FIQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL3 then
        ICC_AP0R_EL1[0] = X[t, 64];

```


A.3.2 ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Registers

Provides information about Group 1 active priorities.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICC_AP1R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-14: AARCH64_ICC_AP1R0_EL1 bit assignments




Table A-31: ICC_AP1R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63]	NMI	<p>When FEAT_GICv3_NMI is implemented</p> <p>Indicates whether there is an active NMI priority.</p> <p>0b0</p> <p>There is no active Group 1 NMI, or all active Group 1 NMIs have undergone priority drop.</p> <p>0b1</p> <p>There is an active Group 1 NMI.</p> <p>Otherwise</p> <p>RES0</p>	'0'
[62:32]	RES0	Reserved	RES0
[31:0]	P<x>	<p>Group 1 interrupt active priorities. When AArch64-SCR_EL3.NS == '1', accesses the priorities for Non-secure Group 1 interrupts, and when AArch64-SCR_EL3.NS == '0' accesses the priorities for Secure Group 1 interrupts. Possible values of each bit are:</p> <p>0b0</p> <p>There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop.</p> <p>0b1</p> <p>There is a Group 1 interrupt active with this priority level which has not undergone priority drop.</p> <p>There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].</p> <p>When accessed from non-secure EL2 or EL1, only the 16 lowest-priority interrupts are visible in bits [15:0] of this register.</p>	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 1 active priorities) might result in **UNPREDICTABLE** behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP1R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICC_AP1R2_EL1 and ICC_AP1R3_EL1 are implemented only in implementations that support 7 or more bits of priority. Unimplemented registers are **UNDEFINED**.



Note

The number of bits of preemption is indicated by AArch64-ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in **UNPREDICTABLE** behavior:

- AArch64-ICC_AP0R0_EL1.
- Secure ICC_AP1R0_EL1.
- Non-secure ICC_AP1R0_EL1.

MRS <Xt>, ICC_AP1R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

MSR ICC_AP1R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 1 active priorities) might result in UNPREDICTABLE behavior of the interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICC_AP1R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICC_AP1R2_EL1 and ICC_AP1R3_EL1 are implemented only in implementations that support 7 or more bits of priority. Unimplemented registers are UNDEFINED.



Note

The number of bits of preemption is indicated by AArch64-ICH_VTR_EL2.PREbits.

Writing to the active priority registers in any order other than the following order will result in UNPREDICTABLE behavior:

- AArch64-ICC_AP0R0_EL1.
- Secure ICC_AP1R0_EL1.
- Non-secure ICC_AP1R0_EL1.

MRS <Xt>, ICC_AP1R0_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
```

```

    AArch64.SystemAccessTrap(EL2, 0x18);
elseif EL2Enabled() && HCR_EL2.IMO == '1' then
    X[t, 64] = ICV_AP1R_EL1[0];
elseif SCR_EL3.IRQ == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_AP1R_EL1_S[0];
        else
            X[t, 64] = ICC_AP1R_EL1_NS[0];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_AP1R_EL1_S[0];
        else
            X[t, 64] = ICC_AP1R_EL1_NS[0];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        X[t, 64] = ICC_AP1R_EL1_S[0];
    else
        X[t, 64] = ICC_AP1R_EL1_NS[0];

```

MSR ICC_AP1RO_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_AP1R_EL1[0] = X[t, 64];
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then

```

```

        ICC_AP1R_EL1_S[0] = X[t, 64];
    else
        ICC_AP1R_EL1_NS[0] = X[t, 64];

```

A.3.3 ICC_CTLR_EL1, Interrupt Controller Control Register (EL1)

Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICC_CTLR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx	xxxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-15: AARCH64_ICC_CTLR_EL1 bit assignments




Table A-34: ICC_CTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only). 0b1 CPU interface supports INTIDs in the range 1024..8191 <ul style="list-style-type: none"> All INTIDs in the range 1024..8191 are treated as requiring deactivation. 	x
[18]	RSS	Range Selector Support. Possible values are: 0b0 Targeted SGIs with affinity level 0 values of 0 - 15 are supported.	x
[17:16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. Possible values are: 0b1 The CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.	x
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports local generation of SEIs: 0b0 The CPU interface logic does not support local generation of SEIs.	x
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. The number of physical interrupt identifier bits supported: 0b000 16 bits.	xxx
[10:8]	PRIbits	Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one. An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits). An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits). Note: This field always returns the number of priority bits implemented, regardless of the Security state of the access or the value of ext-GICD_CTLR.DS. For physical accesses, this field determines the minimum value of AArch64-ICC_BPR0_EL1. If EL3 is implemented, physical accesses return the value from AArch64-ICC_CTLR_EL3.PRIbits. 0b100 Five bits of priority are implemented	xxx
[7]	RES0	Reserved	RES0
[6]	PMHE	Priority Mask Hint Enable. Controls whether the priority mask register is used as a hint for interrupt distribution: 0b0 Disables use of AArch64-ICC_PMR_EL1 as a hint for interrupt distribution. 0b1 Enables use of AArch64-ICC_PMR_EL1 as a hint for interrupt distribution.	x
[5:2]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[1]	EOImode	EOI mode for the current Security state. Controls whether a write to an End of Interrupt register also deactivates the interrupt: 0b0 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE . 0b1 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	x
[0]	CBPR	Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 interrupts: 0b0 AArch64-ICC_BPRO_EL1 determines the preemption group for Group 0 interrupts only. AArch64-ICC_BPR1_EL1 determines the preemption group for Group 1 interrupts. 0b1 AArch64-ICC_BPRO_EL1 determines the preemption group for both Group 0 and Group 1 interrupts.	x

Access

MRS <Xt>, ICC_CTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

MSR ICC_CTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elsif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end if
    else
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;
        end if
    end if
end if

```

```

elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        X[t, 64] = ICC_CTLR_EL1_S;
    else
        X[t, 64] = ICC_CTLR_EL1_NS;

```

MSR ICC_CTLR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_CTLR_EL1 = X[t, 64];
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_CTLR_EL1_S = X[t, 64];
        else
            ICC_CTLR_EL1_NS = X[t, 64];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        ICC_CTLR_EL1_S = X[t, 64];
    else
        ICC_CTLR_EL1_NS = X[t, 64];

```


A.3.4 ICC_CTLR_EL3, Interrupt Controller Control Register (EL3)

Controls aspects of the behavior of the GIC CPU interface and provides information about the features implemented.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICC_CTLR_EL3 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x0xx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-16: AARCH64_ICC_CTLR_EL3 bit assignments




Table A-37: ICC_CTLR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[19]	ExtRange	Extended INTID range (read-only). 0b1 CPU interface supports INTIDs in the range 1024..8191 <ul style="list-style-type: none"> All INTIDs in the range 1024..8191 are treated as requiring deactivation. 	x
[18]	RSS	Range Selector Support. 0b0 Targeted SGIs with affinity level 0 values of 0-15 are supported.	x
[17]	nDS	Disable Security not supported. Read-only and writes are ignored. 0b1 The CPU interface logic does not support disabling of security, and requires that security is not disabled.	x
[16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. 0b1 The CPU interface logic supports nonzero values of the Aff3 field in SGI generation System registers.	x
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the CPU interface supports generation of SEIs: 0b0 The CPU interface logic does not support generation of SEIs.	x
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. Indicates the number of physical interrupt identifier bits supported. 0b000 16 bits.	xxx
[10:8]	PRIbits	Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one. An implementation that supports two Security states must implement at least 32 levels of physical priority (5 priority bits). An implementation that supports only a single Security state must implement at least 16 levels of physical priority (4 priority bits). Note: This field always returns the number of priority bits implemented, regardless of the value of SCR_EL3.NS or the value of ext-GICD_CTLR.DS. The division between group priority and subpriority is defined in the binary point registers AArch64-ICC_BPRO_EL1 and AArch64-ICC_BPR1_EL1. This field determines the minimum value of ICC_BPRO_EL1. 0b100 Five bits of priority are implemented	xxx
[7]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[6]	PMHE	Priority Mask Hint Enable. 0b0 Disables use of the priority mask register as a hint for interrupt distribution. 0b1 Enables use of the priority mask register as a hint for interrupt distribution.	0b0
[5]	RM	Routing Modifier. This bit controls whether EL3 can acknowledge, or observe as the Highest Priority Pending Interrupt, Secure Group 0 and Non-secure Group 1 interrupts. 0b0 Secure Group 0 and Non-secure Group 1 interrupts can be acknowledged and observed as the highest priority interrupt at EL3.	x
[4]	EOImode_EL1NS	EOI mode for interrupts handled at Non-secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt. 0b0 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE . 0b1 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	x
[3]	EOImode_EL1S	EOI mode for interrupts handled at Secure EL1 and EL2. Controls whether a write to an End of Interrupt register also deactivates the interrupt. 0b0 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE . 0b1 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	x
[2]	EOImode_EL3	EOI mode for interrupts handled at EL3. Controls whether a write to an End of Interrupt register also deactivates the interrupt. 0b0 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICC_DIR_EL1 are UNPREDICTABLE . 0b1 AArch64-ICC_EOIR0_EL1 and AArch64-ICC_EOIR1_EL1 provide priority drop functionality only. AArch64-ICC_DIR_EL1 provides interrupt deactivation functionality.	x
[1]	CBPR_EL1NS	Common Binary Point Register, EL1 Non-secure. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 Non-secure interrupts at EL1 and EL2. 0b0 AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts only. AArch64-ICC_BPR1_EL1 determines the preemption group for Non-secure Group 1 interrupts. 0b1 AArch64-ICC_BPR0_EL1 determines the preemption group for Group 0 interrupts and Non-secure Group 1 interrupts. Non-secure accesses to ext-GICC_BPR and AArch64-ICC_BPR1_EL1 access the state of AArch64-ICC_BPR0_EL1.	x

Bits	Name	Description	Reset
[0]	CBPR_EL1S	<p>Common Binary Point Register, EL1 Secure. Controls whether the same register is used for interrupt preemption of both Group 0 and Group 1 Secure interrupts at EL1 and EL2.</p> <p>0b0</p> <p>AArch64-ICC_BPRO_EL1 determines the preemption group for Group 0 interrupts only.</p> <p>AArch64-ICC_BPR1_EL1 determines the preemption group for Secure Group 1 interrupts.</p> <p>0b1</p> <p>AArch64-ICC_BPRO_EL1 determines the preemption group for Group 0 interrupts and Secure Group 1 interrupts. Secure EL1 accesses to AArch64-ICC_BPR1_EL1 access the state of AArch64-ICC_BPRO_EL1.</p>	x

Access

MRS <Xt>, ICC_CTLR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b100

MSR ICC_CTLR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL3

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ICC_CTLR_EL3;

```

MSR ICC_CTLR_EL3, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    ICC_CTLR_EL3 = X[t, 64];

```

A.3.5 ICC_NMIAR1_EL1, Interrupt Controller Non-maskable Interrupt Acknowledge Register 1

The PE reads this register to obtain the INTID of the signaled Group 1 non-maskable interrupt. This read acts as an acknowledge for the interrupt.

Configurations

To allow software to ensure appropriate observability of actions initiated by GIC register accesses, the PE and CPU interface logic must ensure that reads of this register are self-synchronising when interrupts are masked by the PE (that is when $PSTATE.\{I,F\} == \{0,0\}$). This ensures that the effect of activating an interrupt on the signaling of interrupt exceptions is observed when a read of this register is architecturally executed so that no spurious interrupt exception occurs if interrupts are unmasked by an instruction immediately following the read. For more information, see 'Observability of the effects of accesses to the GIC registers' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

This register is present only when FEAT_GICv3_NMI is implemented. Otherwise, direct accesses to ICC_NMIAR1_EL1 are UNDEFINED.

Attributes

Width

64


Functional group

GIC system registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-17: AARCH64_ICC_NMIAR1_EL1 bit assignments




Table A-40: ICC_NMIAR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:24]	RES0	Reserved	RES0
[23:0]	INTID	<p>The INTID of the signaled interrupt.</p> <p>This is the INTID of the highest priority pending interrupt, if that interrupt has the Non-maskable property and is of sufficient priority for it to be signalled to the PE, and if it can be acknowledged at the current Security state and Exception level.</p> <p>If the highest priority pending interrupt is not observable, this field contains a special INTID to indicate the reason. For more information, see 'Special INTIDs' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).</p> <p>This field has either 16 or 24 bits implemented. The number of implemented bits can be found in AArch64-ICC_CTLR_EL1.IDbits and AArch64-ICC_CTLR_EL3.IDbits. If only 16 bits are implemented, bits [23:16] of this register are RES0.</p>	24{x}

Access

MRS <Xt>, ICC_NMIAR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b101

Accessibility

MRS <Xt>, ICC_NMIAR1_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if SCTLRL_EL1.NMI == '0' then
        UNDEFINED;
    elsif Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_NMIAR1_EL1;
    elsif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_NMIAR1_EL1;
    elsif PSTATE.EL == EL2 then
        if SCTLRL_EL2.NMI == '0' then
            UNDEFINED;
        elsif Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
            UNDEFINED;
        elsif SCR_EL3.IRQ == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ICC_NMIAR1_EL1;
    elsif PSTATE.EL == EL3 then
        if SCTLRL_EL3.NMI == '0' then

```

```
        UNDEFINED;  
    else  
        X[t, 64] = ICC_NMIAR1_EL1;
```

A.3.6 ICH_VTR_EL2, Interrupt Controller VGIC Type Register

Reports supported GIC virtualization features.

Configurations

If EL2 is not implemented, all bits in this register are RES0 from EL3, except for nV4, which is RES1 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICH_VTR_EL2 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1001	0000	0010	10xx	xxxx	xxxx	xxx0	0011
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-18: AARCH64_ICH_VTR_EL2 bit assignments




Table A-42: ICH_VTR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:29]	PRIbits	<p>Priority bits. Indicates the number of virtual priority bits implemented, minus one.</p> <p>An implementation must implement at least 32 levels of virtual priority (5 priority bits).</p> <p>This field is an alias of AArch64-ICV_CTLR_EL1.PRIbits.</p> <p>0b100</p> <p>Five virtual priority bits are implemented</p>	0b100
[28:26]	PREbits	<p>Preemption bits. Indicates the number of virtual preemption bits implemented, minus one.</p> <p>An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).</p> <p>The value of this field must be less than or equal to the value of ICH_VTR_EL2.PRIbits.</p> <p>This field determines the minimum value of AArch64-ICH_VMCR_EL2.VBPR0.</p> <p>0b100</p> <p>Five virtual preemption bits are implemented</p>	0b100
[25:23]	IDbits	<p>The number of virtual interrupt identifier bits supported:</p> <p>0b000</p> <p>16 bits.</p>	0b000
[22]	SEIS	<p>SEI Support. Indicates whether the virtual CPU interface supports generation of SEIs:</p> <p>0b0</p> <p>The virtual CPU interface logic does not support generation of SEIs.</p>	0b0
[21]	A3V	<p>Affinity 3 Valid. Possible values are:</p> <p>0b1</p> <p>The virtual CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.</p>	0b1
[20]	nV4	<p>Direct injection of virtual interrupts not supported. Possible values are:</p> <p>0b0</p> <p>The CPU interface logic supports direct injection of virtual interrupts.</p>	0b0

Bits	Name	Description	Reset
[19]	TDS	Separate trapping of EL1 writes to AArch64-ICV_DIR_EL1 supported. 0b1 Implementation supports AArch64-ICH_HCR_EL2.TDIR.	0b1
[18]	DVIM	Masking of directly-injected virtual interrupts. 0b0 Masking of Directly-injected Virtual Interrupts not supported.	0b0
[17:5]	RES0	Reserved	RES0
[4:0]	ListRegs	List Registers. Indicates the number of List registers implemented, minus one. 0b00011 Four list registers are implemented	0b00011

Access

MRS <Xt>, ICH_VTR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b1011	0b001

Accessibility

MRS <Xt>, ICH_VTR_EL2

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ICH_VTR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ICH_VTR_EL2;

```

A.3.7 ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Registers

Provides information about virtual Group 0 active priorities.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICV_AP0R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-19: AARCH64_ICV_AP0R0_EL1 bit assignments




Table A-44: ICV_AP0R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	P<x>	<p>Provides the access to the virtual active priorities for Group 0 interrupts. Possible values of each bit are:</p> <p>0b0</p> <p>There is no Group 0 interrupt active with this priority level, or all active Group 0 interrupts with this priority level have undergone priority-drop.</p> <p>0b1</p> <p>There is a Group 0 interrupt active with this priority level which has not undergone priority drop.</p> <p>There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].</p>	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP0R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICV_AP0R2_EL1 and ICV_AP0R3_EL1 are implemented only in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- ICV_AP0R0_EL1.
- AArch64-ICV_AP1R0_EL1.

MRS <Xt>, ICC_AP0R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

MSR ICC_AP0R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1000	0b100

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 0 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP0R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICV_AP0R2_EL1 and ICV_AP0R3_EL1 are implemented only in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- ICV_AP0R0_EL1.
- AArch64-ICV_AP1R0_EL1.

MRS <Xt>, ICC_AP0R0_EL1

```
if PSTATE.EL == EL0 then
```

```

    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_AP0R_EL1[0];
    elseif SCR_EL3.FIQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ICC_AP0R_EL1[0];
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ICC_AP0R_EL1[0];

```

MSR ICC_AP0RO_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV_AP0R_EL1[0] = X[t, 64];
    elseif SCR_EL3.FIQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.FIQ == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ICC_AP0R_EL1[0] = X[t, 64];
    elseif PSTATE.EL == EL3 then
        ICC_AP0R_EL1[0] = X[t, 64];

```

A.3.8 ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Registers

Provides information about virtual Group 1 active priorities.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICV_AP1R0_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-20: AARCH64_ICV_AP1R0_EL1 bit assignments




Table A-47: ICV_AP1R0_EL1 bit descriptions

Bits	Name	Description	Reset
[63]	NMI	When FEAT_GICv3_NMI is implemented Indicates whether the running priority is from a NMI. 0b0 There is no active Group 1 NMI, or all active Group 1 NMIs have undergone priority-drop. 0b1 There is an active Group 1 NMI. Otherwise RES0	'0'
[62:32]	RES0	Reserved	RES0
[31:0]	P<x>	Group 1 interrupt active priorities. Possible values of each bit are: 0b0 There is no Group 1 interrupt active with this priority level, or all active Group 1 interrupts with this priority level have undergone priority-drop. 0b1 There is a Group 1 interrupt active with this priority level which has not undergone priority drop. There are 32 preemption levels, and the active state of these preemption levels are held in the bits corresponding to Priority[7:3].	32 {x}

The contents of these registers are **IMPLEMENTATION DEFINED** with the one architectural requirement that the value 0x00000000 is consistent with no interrupts being active.

Access

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 1 active priorities) might result in **UNPREDICTABLE** behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP1R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICV_AP1R2_EL1 and ICV_AP1R3_EL1 are implemented only in implementations that support 7 bits of priority. Unimplemented registers are **UNDEFINED**.

Writing to the active priority registers in any order other than the following order might result in **UNPREDICTABLE** behavior of the interrupt prioritization system:

- AArch64-ICV_AP0R0_EL1.
- ICV_AP1R0_EL1.

MRS <Xt>, ICC_AP1R0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

MSR ICC_AP1R0_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b000

Accessibility

Writing to these registers with any value other than the last read value of the register (or 0x00000000 when there are no Group 1 active priorities) might result in UNPREDICTABLE behavior of the virtual interrupt prioritization system, causing:

- Interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution.

ICV_AP1R1_EL1 is implemented only in implementations that support 6 or more bits of priority. ICV_AP1R2_EL1 and ICV_AP1R3_EL1 are implemented only in implementations that support 7 bits of priority. Unimplemented registers are UNDEFINED.

Writing to the active priority registers in any order other than the following order might result in UNPREDICTABLE behavior of the interrupt prioritization system:

- AArch64-ICV_AP0R0_EL1.
- ICV_AP1R0_EL1.

MRS <Xt>, ICC_AP1R0_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_AP1R_EL1[0];
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_AP1R_EL1_S[0];
            else
                X[t, 64] = ICC_AP1R_EL1_NS[0];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
            UNDEFINED;
        elseif SCR_EL3.IRQ == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_AP1R_EL1_S[0];
            else
                X[t, 64] = ICC_AP1R_EL1_NS[0];
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_AP1R_EL1_S[0];

```

```

else
    X[t, 64] = ICC_AP1R_EL1_NS[0];

```

MSR ICC_AP1R0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_AP1R_EL1[0] = X[t, 64];
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC_AP1R_EL1_S[0] = X[t, 64];
        else
            ICC_AP1R_EL1_NS[0] = X[t, 64];
elseif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        ICC_AP1R_EL1_S[0] = X[t, 64];
    else
        ICC_AP1R_EL1_NS[0] = X[t, 64];

```

A.3.9 ICV_CTLR_EL1, Interrupt Controller Virtual Control Register

Controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.

Configurations

This register is present only when FEAT_GICv3 is implemented. Otherwise, direct accesses to ICV_CTLR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type


See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x100	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions**Figure A-21: AARCH64_ICV_CTLR_EL1 bit assignments****Table A-50: ICV_CTLR_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:20]	RES0	Reserved	RES0
[19]	ExtRange	Extended INTID range (read-only). 0b1 CPU interface supports INTIDs in the range 1024..8191 <ul style="list-style-type: none"> All INTIDs in the range 1024..8191 are treated as requiring deactivation. 	x
[18]	RSS	Range Selector Support. Possible values are: 0b0 Targeted SGLs with affinity level 0 values of 0 - 15 are supported.	x
[17:16]	RES0	Reserved	RES0
[15]	A3V	Affinity 3 Valid. Read-only and writes are ignored. Possible values are: 0b1 The virtual CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.	x
[14]	SEIS	SEI Support. Read-only and writes are ignored. Indicates whether the virtual CPU interface supports local generation of SEIs: 0b0 The virtual CPU interface logic does not support local generation of SEIs.	x

Bits	Name	Description	Reset
[13:11]	IDbits	Identifier bits. Read-only and writes are ignored. The number of virtual interrupt identifier bits supported: 0b000 16 bits.	xxx
[10:8]	PRIbits	Indicates the number of virtual priority bits implemented. An implementation must implement at least 32 levels of virtual priority (5 priority bits). The division between group priority and subpriority is defined in the binary point registers AArch64-ICV_BPRO_EL1 and AArch64-ICV_BPR1_EL1. 0b100 Five bits of priority are implemented	0b100
[7:2]	RES0	Reserved	RES0
[1]	EOImode	Virtual EOI mode. Controls whether a write to an End of Interrupt register also deactivates the virtual interrupt: 0b0 AArch64-ICV_EOIR0_EL1 and AArch64-ICV_EOIR1_EL1 provide both priority drop and interrupt deactivation functionality. Accesses to AArch64-ICV_DIR_EL1 are UNPREDICTABLE . 0b1 AArch64-ICV_EOIR0_EL1 and AArch64-ICV_EOIR1_EL1 provide priority drop functionality only. AArch64-ICV_DIR_EL1 provides interrupt deactivation functionality.	x
[0]	CBPR	Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts: 0b0 AArch64-ICV_BPR1_EL1 determines the preemption group for virtual Group 1 interrupts. 0b1 Non-secure reads of AArch64-ICV_BPR1_EL1 return AArch64-ICV_BPRO_EL1 plus one, saturated to 0b111. Non-secure writes to AArch64-ICV_BPR1_EL1 are ignored. Secure reads of AArch64-ICV_BPR1_EL1 return AArch64-ICV_BPRO_EL1. Secure writes of AArch64-ICV_BPR1_EL1 modify AArch64-ICV_BPRO_EL1.	x

Access

MRS <Xt>, ICC_CTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

MSR ICC_CTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

Accessibility

MRS <Xt>, ICC_CTLR_EL1

```
if PSTATE.EL == EL0 then
```

```

    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elseif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elseif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_CTLR_EL1;
    elseif SCR_EL3.<IRQ,FIQ> == '11' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_CTLR_EL1_S;
            else
                X[t, 64] = ICC_CTLR_EL1_NS;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
            UNDEFINED;
        elseif SCR_EL3.<IRQ,FIQ> == '11' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                X[t, 64] = ICC_CTLR_EL1_S;
            else
                X[t, 64] = ICC_CTLR_EL1_NS;
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_CTLR_EL1_S;
        else
            X[t, 64] = ICC_CTLR_EL1_NS;

```

MSR ICC_CTLR_EL1, <Xt>

```

    if PSTATE.EL == EL0 then
        UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
            UNDEFINED;
        elseif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && HCR_EL2.FMO == '1' then
            ICV_CTLR_EL1 = X[t, 64];
        elseif EL2Enabled() && HCR_EL2.IMO == '1' then
            ICV_CTLR_EL1 = X[t, 64];
        elseif SCR_EL3.<IRQ,FIQ> == '11' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                ICC_CTLR_EL1_S = X[t, 64];
            else
                ICC_CTLR_EL1_NS = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.<IRQ,FIQ> == '11' then
            UNDEFINED;
        elseif SCR_EL3.<IRQ,FIQ> == '11' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;

```

```

        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            if SCR_EL3.NS == '0' then
                ICC_CTLR_EL1_S = X[t, 64];
            else
                ICC_CTLR_EL1_NS = X[t, 64];
        elsif PSTATE.EL == EL3 then
            if SCR_EL3.NS == '0' then
                ICC_CTLR_EL1_S = X[t, 64];
            else
                ICC_CTLR_EL1_NS = X[t, 64];

```

A.3.10 ICV_NMIAR1_EL1, Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1

The PE reads this register to obtain the INTID of the signaled virtual Group 1 interrupt. This read acts as an acknowledge for the interrupt.

Configurations

To allow software to ensure appropriate observability of actions initiated by GIC register accesses, the PE and CPU interface logic must ensure that reads of this register are self-synchronising when interrupts are masked by the PE (that is when $PSTATE.\{I,F\} == \{0,0\}$). This ensures that the effect of activating an interrupt on the signaling of interrupt exceptions is observed when a read of this register is architecturally executed so that no spurious interrupt exception occurs if interrupts are unmasked by an instruction immediately following the read. For more information, see 'Observability of the effects of accesses to the GIC registers' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

This register is present only when FEAT_GICv3_NMI is implemented. Otherwise, direct accesses to ICV_NMIAR1_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

GIC system registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-22: AARCH64_ICV_NMIAR1_EL1 bit assignments




Table A-53: ICV_NMIAR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:24]	RES0	Reserved	RES0
[23:0]	INTID	<p>The INTID of the signaled virtual interrupt.</p> <p>This is the INTID of the highest priority pending virtual interrupt, if that virtual interrupt has the Non-maskable property and is of sufficient priority for it to be signalled to the PE, and if it can be acknowledged at the current Security state and Exception level.</p> <p>If the highest priority pending interrupt is not observable, this field contains a special INTID to indicate the reason. For more information, see 'Special INTIDs' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).</p> <p>This field has either 16 or 24 bits implemented. The number of implemented bits can be found in AArch64-ICV_CTLR_EL1.IDbits. If only 16 bits are implemented, bits [23:16] of this register are RES0.</p>	24 {x}

Access

MRS <Xt>, ICC_NMIAR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1001	0b101

Accessibility

MRS <Xt>, ICC_NMIAR1_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if SCTL_EL1.NMI == '0' then
        UNDEFINED;
    elsif Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elsif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_NMIAR1_EL1;
```

```

elseif SCR_EL3.IRQ == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICC_NMIAR1_EL1;
elseif PSTATE.EL == EL2 then
    if SCTL_EL2.NMI == '0' then
        UNDEFINED;
    elseif Halted() && EDSCR.SDD == '1' && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elseif SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ICC_NMIAR1_EL1;
elseif PSTATE.EL == EL3 then
    if SCTL_EL3.NMI == '0' then
        UNDEFINED;
    else
        X[t, 64] = ICC_NMIAR1_EL1;

```

A.4 AArch64 Generic System Control registers summary

The following summary table provides an overview of all Generic System Control registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-55: Generic System Control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ACTLR_EL1	3	0	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL1)
ACTLR_EL2	3	4	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL2)
ACTLR_EL3	3	6	C1	C0	1	See individual bit resets.	64-bit	Auxiliary Control Register (EL3)
AFSRO_EL1	3	0	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL1)
AFSRO_EL2	3	4	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL2)
AFSRO_EL3	3	6	C5	C1	0	See individual bit resets.	64-bit	Auxiliary Fault Status Register 0 (EL3)

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
AFSR1_EL1	3	0	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL1)
AFSR1_EL2	3	4	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL2)
AFSR1_EL3	3	6	C5	C1	1	See individual bit resets.	64-bit	Auxiliary Fault Status Register 1 (EL3)
AIDR_EL1	3	1	C0	C0	7	See individual bit resets.	64-bit	Auxiliary ID Register
ALLINT	3	0	C4	C3	0	See individual bit resets.	64-bit	All Interrupt Mask Bit
AMAIR_EL1	3	0	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL1)
AMAIR_EL2	3	4	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL2)
AMAIR_EL3	3	6	C10	C3	0	See individual bit resets.	64-bit	Auxiliary Memory Attribute Indirection Register (EL3)
APDAKeyHi_EL1	3	0	C2	C2	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[127:64])
APDAKeyLo_EL1	3	0	C2	C2	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Data (bits[63:0])
APDBKeyHi_EL1	3	0	C2	C2	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[127:64])
APDBKeyLo_EL1	3	0	C2	C2	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Data (bits[63:0])
APGKeyHi_EL1	3	0	C2	C3	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[127:64])
APGKeyLo_EL1	3	0	C2	C3	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Code (bits[63:0])
APIAKeyHi_EL1	3	0	C2	C1	1	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[127:64])
APIAKeyLo_EL1	3	0	C2	C1	0	See individual bit resets.	64-bit	Pointer Authentication Key A for Instruction (bits[63:0])
APIBKeyHi_EL1	3	0	C2	C1	3	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[127:64])
APIBKeyLo_EL1	3	0	C2	C1	2	See individual bit resets.	64-bit	Pointer Authentication Key B for Instruction (bits[63:0])
CONTEXTIDR_EL1	3	0	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL1)
CONTEXTIDR_EL2	3	4	C13	C0	1	See individual bit resets.	64-bit	Context ID Register (EL2)
CPTR_EL3	3	6	C1	C1	2	See individual bit resets.	64-bit	Architectural Feature Trap Register (EL3)
CurrentEL	3	0	C4	C2	2	See individual bit resets.	64-bit	Current Exception Level
DAIF	3	3	C4	C2	1	See individual bit resets.	64-bit	Interrupt Mask Bits

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DIT	3	3	C4	C2	5	See individual bit resets.	64-bit	Data Independent Timing
ESR_EL1	3	0	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL1)
ESR_EL2	3	4	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL2)
ESR_EL3	3	6	C5	C2	0	See individual bit resets.	64-bit	Exception Syndrome Register (EL3)
FAR_EL1	3	0	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL1)
FAR_EL2	3	4	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL2)
FAR_EL3	3	6	C6	C0	0	See individual bit resets.	64-bit	Fault Address Register (EL3)
FPCR	3	3	C4	C4	0	See individual bit resets.	64-bit	Floating-point Control Register
FPSR	3	3	C4	C4	1	See individual bit resets.	64-bit	Floating-point Status Register
GCR_EL1	3	0	C1	C0	6	See individual bit resets.	64-bit	Tag Control Register.
HACR_EL2	3	4	C1	C1	7	See individual bit resets.	64-bit	Hypervisor Auxiliary Control Register
HPFAR_EL2	3	4	C6	C0	4	See individual bit resets.	64-bit	Hypervisor IPA Fault Address Register
IMP_ATCR_EL1	3	0	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_ATCR_EL2	3	4	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_ATCR_EL3	3	6	C15	C7	0	See individual bit resets.	64-bit	CPU Auxiliary Translation Control Register
IMP_AVTCR_EL2	3	4	C15	C7	1	See individual bit resets.	64-bit	CPU Auxiliary Virtualization Translation Control Register
IMP_CLUSTERACTLR_EL1	3	0	C15	C3	3	See individual bit resets.	64-bit	Cluster Auxiliary Control Register
IMP_CLUSTERBUSQOS_EL1	3	0	C15	C4	4	See individual bit resets.	64-bit	Cluster Bus QoS Control Register
IMP_CLUSTERCDBG_EL3	3	6	C15	C4	7	See individual bit resets.	64-bit	Cluster Cache Debug Register
IMP_CLUSTERCFR2_EL1	3	0	C15	C9	2	See individual bit resets.	64-bit	Cluster Configuration Register 2
IMP_CLUSTERCFR_EL1	3	0	C15	C3	0	See individual bit resets.	64-bit	Cluster Configuration Register
IMP_CLUSTERECTLR_EL1	3	0	C15	C3	4	See individual bit resets.	64-bit	Cluster Extended Control Register
IMP_CLUSTERIDR_EL1	3	0	C15	C3	1	See individual bit resets.	64-bit	Cluster Main Revision Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CLUSTERL3DNTH0_EL1	3	0	C15	C4	0	See individual bit resets.	64-bit	Cluster L3 Downsize Threshold0 Register
IMP_CLUSTERL3DNTH1_EL1	3	0	C15	C4	1	See individual bit resets.	64-bit	Cluster L3 Downsize Threshold1 Register
IMP_CLUSTERL3HIT_EL1	3	0	C15	C4	5	See individual bit resets.	64-bit	Cluster L3 Hit Counter Register
IMP_CLUSTERL3MISS_EL1	3	0	C15	C4	6	See individual bit resets.	64-bit	Cluster L3 Miss Counter Register
IMP_CLUSTERL3UPTH0_EL1	3	0	C15	C4	2	See individual bit resets.	64-bit	Cluster L3 Upsize Threshold0 Register
IMP_CLUSTERL3UPTH1_EL1	3	0	C15	C4	3	See individual bit resets.	64-bit	Cluster L3 Upsize Threshold1 Register
IMP_CLUSTERL3UPTH2_EL1	3	0	C15	C9	3	See individual bit resets.	64-bit	Cluster L3 Upsize Threshold2 Register
IMP_CLUSTERPMMDCR_EL3	3	6	C15	C6	3	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL3)
IMP_CLUSTERPPEND_EL1	3	0	C15	C9	1	See individual bit resets.	64-bit	Cluster Peripheral Port End Address Register
IMP_CLUSTERPPSTART_EL1	3	0	C15	C9	0	See individual bit resets.	64-bit	Cluster Peripheral Port Start Address Register
IMP_CLUSTERPWRCTLR_EL1	3	0	C15	C3	5	See individual bit resets.	64-bit	Cluster Power Control Register
IMP_CLUSTERPWRDN_EL1	3	0	C15	C3	6	See individual bit resets.	64-bit	Cluster Power Down Register
IMP_CLUSTERPWRSTAT_EL1	3	0	C15	C3	7	See individual bit resets.	64-bit	Cluster Power Status Register
IMP_CLUSTERREVIDR_EL1	3	0	C15	C3	2	See individual bit resets.	64-bit	Cluster ECO ID Register
IMP_CLUSTERRSVD_9_4_EL1	3	0	C15	C9	4	See individual bit resets.	64-bit	RESERVED
IMP_CLUSTERRSVD_9_5_EL1	3	0	C15	C9	5	See individual bit resets.	64-bit	RESERVED
IMP_CLUSTERRSVD_9_6_EL1	3	0	C15	C9	6	See individual bit resets.	64-bit	RESERVED
IMP_CLUSTERRSVD_9_7_EL1	3	0	C15	C9	7	See individual bit resets.	64-bit	RESERVED
IMP_CPUACTLR2_EL1	3	0	C15	C1	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR3_EL1	3	0	C15	C1	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR4_EL1	3	0	C15	C1	3	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR5_EL1	3	0	C15	C8	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR6_EL1	3	0	C15	C8	1	See individual bit resets.	64-bit	CPU Auxiliary Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CPUACTLR7_EL1	3	0	C15	C8	2	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR8_EL1	3	0	C15	C8	3	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUACTLR_EL1	3	0	C15	C1	0	See individual bit resets.	64-bit	CPU Auxiliary Control Register
IMP_CPUCFR_EL1	3	0	C15	C0	0	See individual bit resets.	64-bit	CPU Configuration Register
IMP_CPUECTLR2_EL1	3	0	C15	C1	5	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CPUECTLR3_EL1	3	0	C15	C1	6	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CPUECTLR_EL1	3	0	C15	C1	4	See individual bit resets.	64-bit	CPU Extended Control Register
IMP_CPUPCR_EL3	3	6	C15	C8	1	See individual bit resets.	64-bit	Selected Instruction Patch Control Register
IMP_CPUPFR_EL3	3	6	C15	C8	6	See individual bit resets.	64-bit	Selected Instruction Private Flag Register
IMP_CPUPMR2_EL3	3	6	C15	C8	5	See individual bit resets.	64-bit	Selected Instruction Patch Mask Register 2
IMP_CPUPMR_EL3	3	6	C15	C8	3	See individual bit resets.	64-bit	Selected Instruction Patch Mask Register
IMP_CPUPOR2_EL3	3	6	C15	C8	4	See individual bit resets.	64-bit	Selected Instruction Patch Opcode Register 2
IMP_CPUPOR_EL3	3	6	C15	C8	2	See individual bit resets.	64-bit	Selected Instruction Patch Opcode Register
IMP_CPUPSELR_EL3	3	6	C15	C8	0	See individual bit resets.	64-bit	Selected Instruction Patch Control Register
IMP_CPUPWRCTLR_EL1	3	0	C15	C2	7	See individual bit resets.	64-bit	CPU Power Control Register
IMP_DSIDE_DATA0_EL3	3	6	C15	C1	0	See individual bit resets.	64-bit	RAMINDEX L1D Data register 0
IMP_DSIDE_DATA1_EL3	3	6	C15	C1	1	See individual bit resets.	64-bit	RAMINDEX L1D Data register 1
IMP_DSIDE_DATA2_EL3	3	6	C15	C1	2	See individual bit resets.	64-bit	RAMINDEX L1D Data register 2
IMP_ISIDE_DATA0_EL3	3	6	C15	C0	0	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 0
IMP_ISIDE_DATA1_EL3	3	6	C15	C0	1	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 1
IMP_ISIDE_DATA2_EL3	3	6	C15	C0	2	See individual bit resets.	64-bit	RAMINDEX Instruction Data register 2
IMP_L2_DATA0_EL3	3	6	C15	C1	3	See individual bit resets.	64-bit	RAMINDEX L2 Data register 0
IMP_L2_DATA1_EL3	3	6	C15	C1	5	See individual bit resets.	64-bit	RAMINDEX L2 Data register 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_L2_DATA2_EL3	3	6	C15	C1	4	See individual bit resets.	64-bit	RAMINDEX L2 Data register 2
IMP_MMU_DATA0_EL3	3	6	C15	C0	3	See individual bit resets.	64-bit	RAMINDEX TLB Data register 0
IMP_MMU_DATA1_EL3	3	6	C15	C0	4	See individual bit resets.	64-bit	RAMINDEX TLB Data register 1
IMP_MMU_DATA2_EL3	3	6	C15	C0	5	See individual bit resets.	64-bit	RAMINDEX TLB Data register 2
ISR_EL1	3	0	C12	C1	0	See individual bit resets.	64-bit	Interrupt Status Register
LORC_EL1	3	0	C10	C4	3	See individual bit resets.	64-bit	LORegion Control (EL1)
LOREA_EL1	3	0	C10	C4	1	See individual bit resets.	64-bit	LORegion End Address (EL1)
LORID_EL1	3	0	C10	C4	7	See individual bit resets.	64-bit	LORegionID (EL1)
LORN_EL1	3	0	C10	C4	2	See individual bit resets.	64-bit	LORegion Number (EL1)
LORSA_EL1	3	0	C10	C4	0	See individual bit resets.	64-bit	LORegion Start Address (EL1)
MAIR_EL1	3	0	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL1)
MAIR_EL2	3	4	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL2)
MAIR_EL3	3	6	C10	C2	0	See individual bit resets.	64-bit	Memory Attribute Indirection Register (EL3)
MDCR_EL3	3	6	C1	C3	1	See individual bit resets.	64-bit	Monitor Debug Configuration Register (EL3)
NZCV	3	3	C4	C2	0	See individual bit resets.	64-bit	Condition Flags
PAN	3	0	C4	C2	3	See individual bit resets.	64-bit	Privileged Access Never
PAR_EL1	3	0	C7	C4	0	See individual bit resets.	64-bit	Physical Address Register
RGSR_EL1	3	0	C1	C0	5	See individual bit resets.	64-bit	Random Allocation Tag Seed Register.
RMR_EL3	3	6	C12	C0	2	See individual bit resets.	64-bit	Reset Management Register (EL3)
RNDR	3	3	C2	C4	0	See individual bit resets.	64-bit	Random Number
RNDRRS	3	3	C2	C4	1	See individual bit resets.	64-bit	Reseeded Random Number
RVBAR_EL3	3	6	C12	C0	1	See individual bit resets.	64-bit	Reset Vector Base Address Register (if EL3 implemented)
SCR_EL3	3	6	C1	C1	0	See individual bit resets.	64-bit	Secure Configuration Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
SCXTNUM_ELO	3	3	C13	C0	7	See individual bit resets.	64-bit	EL0 Read/Write Software Context Number
SCXTNUM_EL1	3	0	C13	C0	7	See individual bit resets.	64-bit	EL1 Read/Write Software Context Number
SCXTNUM_EL2	3	4	C13	C0	7	See individual bit resets.	64-bit	EL2 Read/Write Software Context Number
SCXTNUM_EL3	3	6	C13	C0	7	See individual bit resets.	64-bit	EL3 Read/Write Software Context Number
SPSel	3	0	C4	C2	0	See individual bit resets.	64-bit	Stack Pointer Select
SSBS	3	3	C4	C2	6	See individual bit resets.	64-bit	Speculative Store Bypass Safe
SVCR	3	3	C4	C2	2	See individual bit resets.	64-bit	Streaming Vector Control Register
TCO	3	3	C4	C2	7	See individual bit resets.	64-bit	Tag Check Override
TCR2_EL1	3	0	C2	C0	3	See individual bit resets.	64-bit	Extended Translation Control Register (EL1)
TCR2_EL2	3	4	C2	C0	3	See individual bit resets.	64-bit	Extended Translation Control Register (EL2)
TCR_EL1	3	0	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL1)
TCR_EL2	3	4	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL2)
TCR_EL3	3	6	C2	C0	2	See individual bit resets.	64-bit	Translation Control Register (EL3)
TFSREO_EL1	3	0	C5	C6	1	See individual bit resets.	64-bit	Tag Fault Status Register (EL0).
TFSR_EL1	3	0	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL1)
TFSR_EL2	3	4	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL2)
TFSR_EL3	3	6	C5	C6	0	See individual bit resets.	64-bit	Tag Fault Status Register (EL3)
TPIDR2_ELO	3	3	C13	C0	5	See individual bit resets.	64-bit	EL0 Read/Write Software Thread ID Register 2
TPIDRRO_ELO	3	3	C13	C0	3	See individual bit resets.	64-bit	EL0 Read-Only Software Thread ID Register
TPIDR_ELO	3	3	C13	C0	2	See individual bit resets.	64-bit	EL0 Read/Write Software Thread ID Register
TPIDR_EL1	3	0	C13	C0	4	See individual bit resets.	64-bit	EL1 Software Thread ID Register
TPIDR_EL2	3	4	C13	C0	2	See individual bit resets.	64-bit	EL2 Software Thread ID Register
TPIDR_EL3	3	6	C13	C0	2	See individual bit resets.	64-bit	EL3 Software Thread ID Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TTBRO_EL1	3	0	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL1)
TTBRO_EL2	3	4	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL2)
TTBRO_EL3	3	6	C2	C0	0	See individual bit resets.	64-bit	Translation Table Base Register 0 (EL3)
TTBR1_EL1	3	0	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL1)
TTBR1_EL2	3	4	C2	C0	1	See individual bit resets.	64-bit	Translation Table Base Register 1 (EL2)
UAO	3	0	C4	C2	4	See individual bit resets.	64-bit	User Access Override
VBAR_EL1	3	0	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL1)
VBAR_EL2	3	4	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL2)
VBAR_EL3	3	6	C12	C0	0	See individual bit resets.	64-bit	Vector Base Address Register (EL3)
VSTCR_EL2	3	4	C2	C6	2	See individual bit resets.	64-bit	Virtualization Secure Translation Control Register
VSTTBR_EL2	3	4	C2	C6	0	See individual bit resets.	64-bit	Virtualization Secure Translation Table Base Register
VTCCR_EL2	3	4	C2	C1	2	See individual bit resets.	64-bit	Virtualization Translation Control Register
VTTBR_EL2	3	4	C2	C1	0	See individual bit resets.	64-bit	Virtualization Translation Table Base Register

A.4.1 ACTLR_EL1, Auxiliary Control Register (EL1)

Provides **IMPLEMENTATION DEFINED** configuration and control options for execution at EL1 and EL0.



Note

Arm recommends the contents of this register have no effect on the PE when AArch64-HCR_EL2.{E2H, TGE} is {1, 1}, and instead the configuration and control fields are provided by the AArch64-ACTLR_EL2 register. This avoids the need for software to manage the contents of these register when switching between a Guest OS and a Host OS.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-23: AARCH64_ACTLR_EL1 bit assignments




Table A-56: ACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ACTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b001

MSR ACTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TACR == '1' then
```

```

        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ACTLR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = ACTLR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = ACTLR_EL1;

```

MSR ACTLR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TACR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        ACTLR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    ACTLR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    ACTLR_EL1 = X[t, 64];

```

A.4.2 ACTLR_EL2, Auxiliary Control Register (EL2)

Provides **IMPLEMENTATION DEFINED** configuration and control options for EL2.



Note

Arm recommends the contents of this register are updated to apply to EL0 when AArch64-HCR_EL2.{E2H, TGE} is {1, 1}, gaining configuration and control fields from the AArch64-ACTLR_EL1. This avoids the need for software to manage the contents of these register when switching between a Guest OS and a Host OS.

Configurations

If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions


Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx0	0x00	0xxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-24: AARCH64_ACTLR_EL2 bit assignments**Table A-59: ACTLR_EL2 bit descriptions**

Bits	Name	Description	Reset
[63:14]	RES0	Reserved	RES0
[13]	CMEEN	When FEAT_SME is implemented SME2 unit Registers enable. Traps EL1 writes to implementation-defined SME2 unit Registers to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CME* at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped. Otherwise RES0	'0'
[12]	CLUSTERPMUEN	Cluster PMU Registers enable. Traps EL1 writes to cluster PMU registers IMP_CLUSTERPM* to EL2. Possible values of this bit are: 0b0 This control causes writes to IMP_CLUSTERPM* at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[11]	QOSEN	Cluster Bus QoS Registers enable. Traps EL1 writes to AArch64-IMP_CLUSTERBUSQOS_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CLUSTERBUSQOS_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[10]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[9]	ASSISTEN	Assist feature enable. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUSYNCASSISTCR_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[8]	PDPEN	Performance defined power enable. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUPPMPDPCR_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[7]	PWREN	Power Control Registers enable. Traps EL1 writes to power control registers AArch64-IMP_CPUPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRTLR_EL1, AArch64-IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRTLR_EL1, AArch64-IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[6:2]	RES0	Reserved	RES0
[1]	ECTLREN	Extended Control Registers enable. Traps EL1 writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[0]	ACTLREN	Auxiliary Control Registers enable. Traps EL1 writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 to EL2. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 at EL1 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0

Access

MRS <Xt>, ACTLR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0000	0b001

MSR ACTLR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ACTLR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ACTLR_EL2;
```

MSR ACTLR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    ACTLR_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    ACTLR_EL2 = X[t, 64];
```

A.4.3 ACTLR_EL3, Auxiliary Control Register (EL3)

Provides **IMPLEMENTATION DEFINED** configuration and control options for EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions


Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx0	0x00	0xxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-25: AARCH64_ACTLR_EL3 bit assignments**Table A-62: ACTLR_EL3 bit descriptions**

Bits	Name	Description	Reset
[63:14]	RES0	Reserved	RES0
[13]	CMEEN	When FEAT_SME is implemented CME Registers enable. Traps EL1 and EL2 writes to implementation-defined CME Registers to EL3. Possible values of this bit are: 0b0 This control causes writes to IMP_CME* at EL1 and EL2 to be trapped. 0b1 This control does not cause any instructions to be trapped. Otherwise RES0	'0'
[12]	CLUSTERPMUEN	Cluster PMU Registers enable. Traps EL1 and EL2 writes to cluster PMU registers IMP_CLUSTERPM* to EL3. Possible values of this bit are: 0b0 This control causes writes to IMP_CLUSTERPM* at EL1 and EL2 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[11]	QOSEN	Cluster Bus QoS Registers enable. Traps EL1 and EL2 writes to AArch64-IMP_CLUSTERBUSQOS_EL1 to EL3. Possible values of this bit are: 0b0 This control causes writes to AArch64-IMP_CLUSTERBUSQOS_EL1 at EL1 and EL2 to be trapped. 0b1 This control does not cause any instructions to be trapped.	0b0
[10]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[9]	ASSISTEN	<p>Assist feature enable. Possible values of this bit are:</p> <p>0b0</p> <p>This control causes writes to AArch64-IMP_CPUSYNCASSISTCR_EL1 at EL1 and EL2 to be trapped.</p> <p>0b1</p> <p>This control does not cause any instructions to be trapped.</p>	0b0
[8]	PDPEN	<p>Performance defined power enable. Possible values of this bit are:</p> <p>0b0</p> <p>This control causes writes to AArch64-IMP_CPUPMPDPCR_EL1 at EL1 and EL2 to be trapped.</p> <p>0b1</p> <p>This control does not cause any instructions to be trapped.</p>	0b0
[7]	PWREN	<p>Power Control Registers enable. Traps EL1 and EL2 writes to power control registers AArch64-IMP_CPUPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRTLR_EL1, AArch64-IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 to EL3. Possible values of this bit are:</p> <p>0b0</p> <p>This control causes writes to AArch64-IMP_CPUPWRCTLR_EL1, AArch64-IMP_CLUSTERPWRTLR_EL1, AArch64-IMP_CLUSTERPWRDN_EL1 and IMP_CLUSTERL3*_EL1 at EL1 and EL2 to be trapped.</p> <p>0b1</p> <p>This control does not cause any instructions to be trapped.</p>	0b0
[6:2]	RES0	Reserved	RES0
[1]	ECTLREN	<p>Extended Control Registers enable. Traps EL1 and EL2 writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 to EL3. Possible values of this bit are:</p> <p>0b0</p> <p>This control causes writes to AArch64-IMP_CPUECTLR_EL1, AArch64-IMP_CMPXECTLR_EL1 and AArch64-IMP_CLUSTERECTLR_EL1 at EL1 and EL2 to be trapped.</p> <p>0b1</p> <p>This control does not cause any instructions to be trapped.</p>	0b0
[0]	ACTLREN	<p>Auxiliary Control Registers enable. Traps EL1 and EL2 writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 to EL3. Possible values of this bit are:</p> <p>0b0</p> <p>This control causes writes to AArch64-IMP_CPUACTLR_EL1, AArch64-IMP_CPUACTLR2_EL1, AArch64-IMP_CMPXACTLR_EL1 and AArch64-IMP_CLUSTERACTLR_EL1 at EL1 and EL2 to be trapped.</p> <p>0b1</p> <p>This control does not cause any instructions to be trapped.</p>	0b0

Access

MRS <Xt>, ACTLR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0000	0b001

MSR ACTLR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0000	0b001

Accessibility

MRS <Xt>, ACTLR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ACTLR_EL3;
```

MSR ACTLR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    ACTLR_EL3 = X[t, 64];
```

A.4.4 AFSR0_EL1, Auxiliary Fault Status Register 0 (EL1)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-26: AARCH64_AFSRO_EL1 bit assignments




Table A-65: AFSRO_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSRO_EL1 or AFSRO_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MSR AFSRO_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MRS <Xt>, AFSRO_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b000

MSR AFSRO_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSRO_EL1 or AFSRO_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSRO_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSRO_EL1;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AFSRO_EL2;
    else
        X[t, 64] = AFSRO_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSRO_EL1;
```

MSR AFSRO_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSRO_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSRO_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSRO_EL2 = X[t, 64];
    else
        AFSRO_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSRO_EL1 = X[t, 64];
```

MRS <Xt>, AFSRO_EL12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AFSRO_EL1;
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        X[t, 64] = AFSRO_EL1;
    else
        UNDEFINED;
```

MSR AFSRO_EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSRO_EL1 = X[t, 64];
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        AFSRO_EL1 = X[t, 64];
    else
        UNDEFINED;
```

A.4.5 AFSRO_EL2, Auxiliary Fault Status Register 0 (EL2)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL2.

Configurations

If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-27: AARCH64_AFSRO_EL2 bit assignments




Table A-70: AFSRO_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSRO_EL2 or AFSRO_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b000

MSR AFSRO_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b000

MRS <Xt>, AFSRO_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

MSR AFSRO_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSRO_EL2 or AFSRO_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSRO_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```

```

elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = AFSR0_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR0_EL2;

```

MSR AFSR0_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    AFSR0_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR0_EL2 = X[t, 64];

```

MRS <Xt>, AFSR0_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR0_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR0_EL1;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AFSR0_EL2;
    else
        X[t, 64] = AFSR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR0_EL1;

```

MSR AFSR0_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR0_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR0_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR0_EL2 = X[t, 64];
    else
        AFSR0_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR0_EL1 = X[t, 64];

```

A.4.6 AFSR0_EL3, Auxiliary Fault Status Register 0 (EL3)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-28: AARCH64_AFSR0_EL3 bit assignments




Table A-75: AFSR0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR0_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b000

MSR AFSRO_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b000

Accessibility

MRS <Xt>, AFSRO_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSRO_EL3;
```

MSR AFSRO_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    AFSRO_EL3 = X[t, 64];
```

A.4.7 AFSR1_EL1, Auxiliary Fault Status Register 1 (EL1)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-29: AARCH64_AFSR1_EL1 bit assignments




Table A-78: AFSR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSR1_EL1 or AFSR1_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

MSR AFSR1_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

MRS <Xt>, AFSR1_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b001

MSR AFSR1_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0101	0b0001	0b001

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AFSR1_EL1 or AFSR1_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AFSR1_EL2;
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL1;
```

MSR AFSR1_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR1_EL2 = X[t, 64];
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR1_EL1 = X[t, 64];
```

MRS <Xt>, AFSR1_EL12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AFSR1_EL1;
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        X[t, 64] = AFSR1_EL1;
    else
        UNDEFINED;
```

MSR AFSR1_EL12, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR1_EL1 = X[t, 64];
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        AFSR1_EL1 = X[t, 64];
    else
        UNDEFINED;
```

A.4.8 AFSR1_EL2, Auxiliary Fault Status Register 1 (EL2)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL2.

Configurations

If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-30: AARCH64_AFSR1_EL2 bit assignments




Table A-83: AFSR1_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSR1_EL2 or AFSR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b001

MSR AFSR1_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0001	0b001

MRS <Xt>, AFSR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

MSR AFSR1_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0001	0b001

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AFSR1_EL2 or AFSR1_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AFSR1_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```



```

elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = AFSR1_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL2;

```

MSR AFSR1_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    AFSR1_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR1_EL2 = X[t, 64];

```

MRS <Xt>, AFSR1_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AFSR1_EL2;
    else
        X[t, 64] = AFSR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL1;

```

MSR AFSR1_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AFSR1_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AFSR1_EL2 = X[t, 64];
    else
        AFSR1_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AFSR1_EL1 = X[t, 64];

```

A.4.9 AFSR1_EL3, Auxiliary Fault Status Register 1 (EL3)

Provides additional **IMPLEMENTATION DEFINED** fault status information for exceptions taken to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-31: AARCH64_AFSR1_EL3 bit assignments




Table A-88: AFSR1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AFSR1_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b001

MSR AFSR1_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0101	0b0001	0b001

Accessibility

MRS <Xt>, AFSR1_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AFSR1_EL3;
```

MSR AFSR1_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    AFSR1_EL3 = X[t, 64];
```

A.4.10 AIDR_EL1, Auxiliary ID Register

Provides **IMPLEMENTATION DEFINED** identification information.

The value of this register must be interpreted in conjunction with the value of AArch64-MIDR_EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-32: AARCH64_AIDR_EL1 bit assignments




Table A-91: AIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, AIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, AIDR_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = AIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AIDR_EL1;
```

A.4.11 AMAIR_EL1, Auxiliary Memory Attribute Indirection Register (EL1)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by AArch64-MAIR_EL1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

AMAIR_EL1 is permitted to be cached in a TLB.

Figure A-33: AARCH64_AMAIR_EL1 bit assignments




Table A-93: AMAIR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AMAIR_EL1 or AMAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

MSR AMAIR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

MRS <Xt>, AMAIR_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0011	0b000

MSR AMAIR_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0011	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic AMAIR_EL1 or AMAIR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AMAIR_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AMAIR_EL2;
    else
        X[t, 64] = AMAIR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL1;

```

MSR AMAIR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AMAIR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then

```

```

    if HCR_EL2.E2H == '1' then
        AMAIR_EL2 = X[t, 64];
    else
        AMAIR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AMAIR_EL1 = X[t, 64];

```

MRS <Xt>, AMAIR_EL12

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AMAIR_EL1;
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        X[t, 64] = AMAIR_EL1;
    else
        UNDEFINED;

```

MSR AMAIR_EL12, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AMAIR_EL1 = X[t, 64];
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        AMAIR_EL1 = X[t, 64];
    else
        UNDEFINED;

```

A.4.12 AMAIR_EL2, Auxiliary Memory Attribute Indirection Register (EL2)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by AArch64-MAIR_EL2.

Configurations

If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group
Generic System Control

Access type
See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions
AMAIR_EL2 is permitted to be cached in a TLB.

Figure A-34: AARCH64_AMAIR_EL2 bit assignments




Table A-98: AMAIR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access
When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AMAIR_EL2 or AMAIR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0011	0b000

MSR AMAIR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0011	0b000

MRS <Xt>, AMAIR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

MSR AMAIR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0011	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic AMAIR_EL2 or AMAIR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, AMAIR_EL2

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = AMAIR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL2;

```

MSR AMAIR_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    AMAIR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    AMAIR_EL2 = X[t, 64];

```

MRS <Xt>, AMAIR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = AMAIR_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = AMAIR_EL2;
    else
        X[t, 64] = AMAIR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL1;

```

MSR AMAIR_EL1, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.AMAIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AMAIR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        AMAIR_EL2 = X[t, 64];
    else
        AMAIR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    AMAIR_EL1 = X[t, 64];
```

A.4.13 AMAIR_EL3, Auxiliary Memory Attribute Indirection Register (EL3)

Provides **IMPLEMENTATION DEFINED** memory attributes for the memory regions specified by AArch64-MAIR_EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

AMAIR_EL3 is permitted to be cached in a TLB.

Figure A-35: AARCH64_AMAIR_EL3 bit assignments




Table A-103: AMAIR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access
MRS <Xt>, AMAIR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0011	0b000

MSR AMAIR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0011	0b000

Accessibility
MRS <Xt>, AMAIR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMAIR_EL3;
```

MSR AMAIR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    AMAIR_EL3 = X[t, 64];
```

A.4.14 FPCR, Floating-point Control Register

Controls floating-point behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

RAZWI

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x000	0000	0000	xxxx	xxxx	xxxx	x000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-36: AARCH64_FPCR bit assignments




Table A-106: FPCR bit descriptions

Bits	Name	Description	Reset
[63:27]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[26]	AHP	<p>Alternative half-precision control bit.</p> <p>0b0 IEEE half-precision format selected.</p> <p>0b1 Alternative half-precision format selected.</p> <p>This bit is used only for conversions between half-precision floating-point and other floating-point formats.</p> <p>The data-processing instructions added as part of the FEAT_FP16 extension always use the IEEE half-precision format, and ignore the value of this bit.</p>	0b0
[25]	DN	<p>Default NaN use for NaN propagation.</p> <p>0b0 NaN operands propagate through to the output of a floating-point operation.</p> <p>0b1 Any operation involving one or more NaNs returns the Default NaN.</p> <p>This bit has no effect on the output of FABS, FMAX*, FMIN*, and FNEG instructions, and a default NaN is never returned as a result of these instructions.</p> <p>The value of this bit controls both scalar and Advanced SIMD floating-point arithmetic.</p>	0b0
[24]	FZ	<p>Flushing denormalized numbers to zero control bit.</p> <p>0b0 If FPCR.AH is 0, the flushing to zero of single-precision and double-precision denormalized inputs to, and outputs of, floating-point instructions not enabled by this control, but other factors might cause the input denormalized numbers to be flushed to zero.</p> <p>If FPCR.AH is 1, the flushing to zero of single-precision and double-precision denormalized outputs of floating-point instructions not enabled by this control, but other factors might cause the input denormalized numbers to be flushed to zero.</p> <p>0b1 If FPCR.AH is 0, denormalized single-precision and double-precision inputs to, and outputs from, floating-point instructions are flushed to zero.</p> <p>If FPCR.AH is 1, denormalized single-precision and double-precision outputs from floating-point instructions are flushed to zero.</p> <p>For more information, see <i>Flushing denormalized numbers to zero</i> in the Arm® Architecture Reference Manual for A-profile architecture and the pseudocode of the floating-point instructions.</p>	0b0

Bits	Name	Description	Reset
[23:22]	RMode	<p>Rounding Mode control field.</p> <p>0b00 Round to Nearest (RN) mode.</p> <p>0b01 Round towards Plus Infinity (RP) mode.</p> <p>0b10 Round towards Minus Infinity (RM) mode.</p> <p>0b11 Round towards Zero (RZ) mode.</p> <p>The specified rounding mode is used by both scalar and Advanced SIMD floating-point instructions.</p> <p>If FPCR.AH is 1, then the following instructions use Round to Nearest mode regardless of the value of this bit:</p> <ul style="list-style-type: none"> • The FRECPPE, FRECPSP, FRECPX, FRSQRTE, and FRSQRTS instructions. • The BFCVT, BFCVTN, BFCVTN2, BFCVTNT, BFMLALB, and BFMLALT instructions. 	0b00
[21:20]	Stride	<p>This field has no function in AArch64 state, and nonzero values are ignored during execution in AArch64 state.</p> <p>When an implementation implements FPSCR.LEN, STRIDE as RAZ</p> <p>Access to this field is: RAZ/WI</p>	0b00
[19]	FZ16	<p>Flushing denormalized numbers to zero control bit on half-precision data-processing instructions.</p> <p>0b0 For some instructions, this bit disables flushing to zero of inputs and outputs that are half-precision denormalized numbers.</p> <p>0b1 Flushing denormalized numbers to zero enabled.</p> <p>For some instructions that do not convert a half-precision input to a higher precision output, this bit enables flushing to zero of inputs and outputs that are half-precision denormalized numbers.</p> <p>The value of this bit applies to both scalar and Advanced SIMD floating-point half-precision calculations.</p> <p>For more information, see <i>Flushing denormalized numbers to zero</i> in the Arm® Architecture Reference Manual for A-profile architecture and the pseudocode of the floating-point instructions.</p>	0b0
[18:16]	Len	<p>This field has no function in AArch64 state, and nonzero values are ignored during execution in AArch64 state.</p> <p>When an implementation implements FPSCR.LEN, STRIDE as RAZ</p> <p>Access to this field is: RAZ/WI</p>	0b000
[15:3]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[2]	NEP	<p>Controls how the output elements other than the lowest element of the vector are determined for Advanced SIMD scalar instructions.</p> <p>0b0</p> <p>Does not affect how the output elements other than the lowest are determined for Advanced SIMD scalar instructions.</p> <p>0b1</p> <p>The output elements other than the lowest are taken from the following registers:</p> <ul style="list-style-type: none"> For 3-input scalar versions of the FMLA (by element) and FMLS (by element) instructions, the <Hd>, <Sd>, or <Dd> register. For 3-input versions of the FMADD, FMSUB, FNMADD, and FNMSUB instructions, the <Ha>, <Sa>, or <Da> register. For 2-input scalar versions of the FACGE, FACGT, FCMEQ (register), FCMGE (register), and FCMGT (register) instructions, the <Hm>, <Sm>, or <Dm> register. For 2-input scalar versions of the FABD, FADD (scalar), FDIV (scalar), FMAX (scalar), FMAXNM (scalar), FMIN (scalar), FMINNM (scalar), FMUL (by element), FMUL (scalar), FMULX (by element), FMULX (scalar), FNMUL (scalar), FRECPS, FRSQRTS, and FSUB (scalar) instructions, the <Hn>, <Sn>, or <Dn> register. For 1-input scalar versions of the following instructions, the <Hd>, <Sd>, or <Dd> register: <ul style="list-style-type: none"> The (vector) versions of the FCVTAS, FCVTAU, FCVTMS, FCVTMU, FCVTNS, FCVTNU, FCVTPS, and FCVTPU instructions. The (vector, fixed-point) and (vector, integer) versions of the FCVTZS, FCVTZU, SCVTF, and UCVTF instructions. The (scalar) versions of the FABS, FNEG, FRINT32X, FRINT32Z, FRINT64X, FRINT64Z, FRINTA, FRINTI, FRINTM, FRINTN, FRINTP, FRINTX, FRINTZ, and FSQRT instructions. The (scalar, fixed-point) and (scalar, integer) versions of the SCVTF and UCVTF instructions. The BFCVT, FCVT, FCVTXN, FRECPE, FRECPX, and FRSQRTE instructions. <p>When the PE is in Streaming SVE mode, and FEAT_SME_FA64 is not implemented or not enabled, the value of FPCR.NEP is treated as 0 for all purposes other than a direct read or write of the FPCR.</p>	0b0
[1]	AH	<p>Alternate Handling. Controls alternate handling of floating-point numbers.</p> <p>0b1</p> <p>The Arm architecture supports two models for handling some of the corner cases of the floating-point behaviors, such as the nature of flushing of denormalized numbers, the detection of tininess and other exceptions and a range of other behaviors. The value of the FPCR.AH bit selects between these models.</p> <p>For more information on the FPCR.AH bit, see <i>Flushing denormalized numbers to zero</i> in the Arm® Architecture Reference Manual for A-profile architecture, <i>Floating-point exceptions and exception traps</i> in the Arm® Architecture Reference Manual for A-profile architecture and the pseudocode of the floating-point instructions.</p>	0b0

Bits	Name	Description	Reset
[0]	FIZ	<p>Flush Inputs to Zero. Controls whether single-precision, double-precision and BFloat16 input operands that are denormalized numbers are flushed to zero.</p> <p>0b0</p> <p>The flushing to zero of single-precision and double-precision denormalized inputs to floating-point instructions not enabled by this control, but other factors might cause the input denormalized numbers to be flushed to zero.</p> <p>0b1</p> <p>Denormalized single-precision and double-precision inputs to most floating-point instructions flushed to zero.</p> <p>For more information, see <i>Flushing denormalized numbers to zero</i> in the Arm® Architecture Reference Manual for A-profile architecture and the pseudocode of the floating-point instructions.</p>	0b0

Access

MRS <Xt>, FPCR

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0100	0b000

MSR FPCR, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0100	0b000

Accessibility

MRS <Xt>, FPCR

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.FPEN != '11'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x00);
        else
            AArch64.SystemAccessTrap(EL1, 0x07);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.FPEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                X[t, 64] = FPCR;
        elseif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
                UNDEFINED;
            elseif CPACR_EL1.FPEN == 'x0' then
                AArch64.SystemAccessTrap(EL1, 0x07);
            elseif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then

```



```

        AArch64.SystemAccessTrap(EL2, 0x07);
    elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x07);
    elseif CPTR_EL3.TFP == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x07);
        else
            X[t, 64] = FPCR;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
            UNDEFINED;
        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                X[t, 64] = FPCR;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TFP == '1' then
            AArch64.SystemAccessTrap(EL3, 0x07);
        else
            X[t, 64] = FPCR;

```

MSR FPCR, <Xt>

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.FPEN != '11'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x00);
        else
            AArch64.SystemAccessTrap(EL1, 0x07);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.FPEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                FPCR = X[t, 64];
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
            UNDEFINED;
        elseif CPACR_EL1.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);

```

```

    else
        FPCR = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
            UNDEFINED;
        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                FPCR = X[t, 64];
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TFP == '1' then
            AArch64.SystemAccessTrap(EL3, 0x07);
        else
            FPCR = X[t, 64];

```

A.4.15 FPSR, Floating-point Status Register

Provides floating-point system status information.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0xxx	xxxx	xxxx	xxxx	xxxx	0xx0	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-37: AArch64_FPSR bit assignments




Table A-109: FPSR bit descriptions

Bits	Name	Description	Reset
[63:28]	RES0	Reserved	RES0
[27]	QC	Cumulative saturation bit, Advanced SIMD only. This bit is set to 1 to indicate that an Advanced SIMD integer operation has saturated since 0 was last written to this bit.	0b0
[26:8]	RES0	Reserved	RES0
[7]	IDC	Input Denormal cumulative floating-point exception bit. This bit is set to 1 to indicate that the Input Denormal floating-point exception has occurred since 0 was last written to this bit. How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the AArch64-FPCR.IDE bit. This bit is set to 1 to indicate a floating-point exception only if AArch64-FPCR.IDE is 0.	0b0
[6:5]	RES0	Reserved	RES0
[4]	IXC	Inexact cumulative floating-point exception bit. This bit is set to 1 to indicate that the Inexact floating-point exception has occurred since 0 was last written to this bit. How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the AArch64-FPCR.IXE bit. This bit is set to 1 to indicate a floating-point exception only if AArch64-FPCR.IXE is 0. The criteria for the Inexact floating-point exception to occur are affected by whether denormalized numbers are flushed to zero and by the value of the AArch64-FPCR.AH bit. For more information, see <i>Floating-point exceptions and exception traps</i> in the Arm® Architecture Reference Manual for A-profile architecture .	0b0
[3]	UFC	Underflow cumulative floating-point exception bit. This bit is set to 1 to indicate that the Underflow floating-point exception has occurred since 0 was last written to this bit. How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the AArch64-FPCR.UFE bit. This bit is set to 1 to indicate a floating-point exception only if AArch64-FPCR.UFE is 0 or if flushing denormalized numbers to zero is enabled. The criteria for the Underflow floating-point exception to occur are affected by whether denormalized numbers are flushed to zero and by the value of the AArch64-FPCR.AH bit. For more information, see <i>Floating-point exceptions and exception traps</i> in the Arm® Architecture Reference Manual for A-profile architecture .	0b0
[2]	OFC	Overflow cumulative floating-point exception bit. This bit is set to 1 to indicate that the Overflow floating-point exception has occurred since 0 was last written to this bit. How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the AArch64-FPCR.OFE bit. This bit is set to 1 to indicate a floating-point exception only if AArch64-FPCR.OFE is 0.	0b0

Bits	Name	Description	Reset
[1]	DZC	Divide by Zero cumulative floating-point exception bit. This bit is set to 1 to indicate that the Divide by Zero floating-point exception has occurred since 0 was last written to this bit. How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the AArch64-FPCR.DZE bit. This bit is set to 1 to indicate a floating-point exception only if AArch64-FPCR.DZE is 0.	0b0
[0]	IOC	Invalid Operation cumulative floating-point exception bit. This bit is set to 1 to indicate that the Invalid Operation floating-point exception has occurred since 0 was last written to this bit. How scalar and Advanced SIMD floating-point instructions update this bit depends on the value of the AArch64-FPCR.IOE bit. This bit is set to 1 to indicate a floating-point exception only if AArch64-FPCR.IOE is 0. The criteria for the Invalid Operation floating-point exception to occur are affected by the value of the AArch64-FPCR.AH bit. For more information, see <i>Floating-point exceptions and exception traps</i> in the Arm® Architecture Reference Manual for A-profile architecture .	0b0

Access

MRS <Xt>, FPSR

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0100	0b001

MSR FPSR, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0100	0b001

Accessibility

MRS <Xt>, FPSR

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.FPEN != '11'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x00);
        else
            AArch64.SystemAccessTrap(EL1, 0x07);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.FPEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elseif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                X[t, 64] = FPSR;
        elseif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
                UNDEFINED;
            elseif CPACR_EL1.FPEN == 'x0' then
                AArch64.SystemAccessTrap(EL1, 0x07);

```

```

    elsif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x07);
    elsif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x07);
    elsif CPTR_EL3.TFP == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x07);
        else
            X[t, 64] = FPSR;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
            UNDEFINED;
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                X[t, 64] = FPSR;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TFP == '1' then
            AArch64.SystemAccessTrap(EL3, 0x07);
        else
            X[t, 64] = FPSR;

```

MSR FPSR, <Xt>

```


if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
        UNDEFINED;
    elsif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.FPEN != '11'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x00);
        else
            AArch64.SystemAccessTrap(EL1, 0x07);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.FPEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
        else
            FPSR = X[t, 64];
    elsif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
            UNDEFINED;
        elsif CPACR_EL1.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL1, 0x07);
        elsif EL2Enabled() && HCR_EL2.E2H != '1' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else

```

```
        AArch64.SystemAccessTrap(EL3, 0x07);
    else
        FPSR = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TFP == '1' then
            UNDEFINED;
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TFP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.FPEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x07);
        elsif CPTR_EL3.TFP == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x07);
            else
                FPSR = X[t, 64];
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TFP == '1' then
            AArch64.SystemAccessTrap(EL3, 0x07);
        else
            FPSR = X[t, 64];
```

A.4.16 HACR_EL2, Hypervisor Auxiliary Control Register

Controls trapping to EL2 of **IMPLEMENTATION DEFINED** aspects of EL1 or EL0 operation.



Note

Arm recommends that the values in this register do not cause unnecessary traps to EL2 when AArch64-HCR_EL2.{E2H, TGE} == {1, 1}.

Configurations

If EL2 is not implemented, this register is RES0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-38: AARCH64_HACR_EL2 bit assignments




Table A-112: HACR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, HACR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

MSR HACR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

Accessibility

MRS <Xt>, HACR_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    X[t, 64] = HACR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = HACR_EL2;
```

MSR HACR_EL2, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    HACR_EL2 = X[t, 64];
```

```
elseif PSTATE.EL == EL3 then
    HACR_EL2 = X[t, 64];
```

A.4.17 IMP_ATCR_EL1, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL1 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-39: AARCH64_IMP_ATCR_EL1 bit assignments




Table A-115: IMP_ATCR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	HWVAL162	Value of PBHA[3] on memory accesses due to translation table walks using TTBR1_EL1 if HWEN162 is set.	0b0
[14]	HWVAL161	Value of PBHA[2] on memory accesses due to translation table walks using TTBR1_EL1 if HWEN161 is set.	0b0
[13]	HWVAL160	Value of PBHA[1] on memory accesses due to translation table walks using TTBR1_EL1 if HWEN160 is set.	0b0
[12]	HWVAL159	Value of PBHA[0] on memory accesses due to translation table walks using TTBR1_EL1 if HWEN159 is set.	0b0
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL1 if HWEN062 is set.	0b0
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL1 if HWEN061 is set.	0b0
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL1 if HWEN060 is set.	0b0
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL1 if HWEN059 is set.	0b0
[7]	HWEN162	Enable use of PBHA[3] on memory accesses due to translation table walks using TTBR1_EL1. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[6]	HWEN161	Enable use of PBHA[2] on memory accesses due to translation table walks using TTBR1_EL1. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[5]	HWEN160	Enable use of PBHA[1] on memory accesses due to translation table walks using TTBR1_EL1. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[4]	HWEN159	Enable use of PBHA[0] on memory accesses due to translation table walks using TTBR1_EL1. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL1. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL1. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL1. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL1. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic IMP_ATCR_EL1 or IMP_ATCR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, S3_0_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0111	0b000

MSR S3_0_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0111	0b000

MRS <Xt>, S3_5_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b101	0b1111	0b0111	0b000

MSR S3_5_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b1111	0b0111	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic IMP_ATCR_EL1 or IMP_ATCR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, S3_0_C15_C7_0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.TVM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_ATCR_EL1;
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
            X[t, 64] = IMP_ATCR_EL2;
        else
            X[t, 64] = IMP_ATCR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_ATCR_EL1;

```

MSR S3_0_C15_C7_0, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.TVM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            IMP_ATCR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then

```

```

        IMP_ATCR_EL2 = X[t, 64];
    else
        IMP_ATCR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_ATCR_EL1 = X[t, 64];

```

MRS <Xt>, S3_5_C15_C7_0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if EL2Enabled() && HCR_EL2.E2H == '1' then
            X[t, 64] = IMP_ATCR_EL1;
        else
            UNDEFINED;
    elsif PSTATE.EL == EL3 then
        if EL2Enabled() && HCR_EL2.E2H == '1' then
            X[t, 64] = IMP_ATCR_EL1;
        else
            UNDEFINED;

```

MSR S3_5_C15_C7_0, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if EL2Enabled() && HCR_EL2.E2H == '1' then
            IMP_ATCR_EL1 = X[t, 64];
        else
            UNDEFINED;
    elsif PSTATE.EL == EL3 then
        if EL2Enabled() && HCR_EL2.E2H == '1' then
            IMP_ATCR_EL1 = X[t, 64];
        else
            UNDEFINED;

```

A.4.18 IMP_ATCR_EL2, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL2 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When HCR_EL2.E2H == 1

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0000 0000 0000 0000

When HCR_EL2.E2H == 0

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx 0000 xxxx 0000



Where the reset reads xxxx, see individual bits.

Bit descriptions

When HCR_EL2.E2H == 1

Figure A-40: AARCH64_IMP_ATCR_EL2 bit assignments




Table A-120: IMP_ATCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	HWVAL162	Value of PBHA[3] on memory accesses due to translation table walks using TTBR1_EL2 if HWEN162 is set.	0b0
[14]	HWVAL161	Value of PBHA[2] on memory accesses due to translation table walks using TTBR1_EL2 if HWEN161 is set.	0b0
[13]	HWVAL160	Value of PBHA[1] on memory accesses due to translation table walks using TTBR1_EL2 if HWEN160 is set.	0b0
[12]	HWVAL159	Value of PBHA[0] on memory accesses due to translation table walks using TTBR1_EL2 if HWEN159 is set.	0b0
[11]	HWVAL062	Value of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN062 is set.	0b0
[10]	HWVAL061	Value of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN061 is set.	0b0
[9]	HWVAL060	Value of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN060 is set.	0b0
[8]	HWVAL059	Value of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN059 is set.	0b0
[7]	HWEN162	Enable use of PBHA[3] on memory accesses due to translation table walks using TTBR1_EL2. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[6]	HWEN161	Enable use of PBHA[2] on memory accesses due to translation table walks using TTBR1_EL2. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[5]	HWEN160	Enable use of PBHA[1] on memory accesses due to translation table walks using TTBR1_EL2. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[4]	HWEN159	Enable use of PBHA[0] on memory accesses due to translation table walks using TTBR1_EL2. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0
[3]	HWEN062	Enable use of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[2]	HWEN061	Enable use of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[1]	HWEN060	Enable use of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[0]	HWEN059	Enable use of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0

When HCR_EL2.E2H == 0

This view of the register is only valid from Armv8.1 when HCR_EL2.E2H is 1.

Any of the bits in TCR_EL2 are permitted to be cached in a TLB.


Figure A-41: AARCH64_IMP_ATCR_EL2 bit assignments

Table A-121: IMP_ATCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11]	HWVAL62	Value of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN62 is set.	0b0
[10]	HWVAL61	Value of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN61 is set.	0b0
[9]	HWVAL60	Value of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN60 is set.	0b0
[8]	HWVAL59	Value of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL2 if HWEN59 is set.	0b0
[7:4]	RES0	Reserved	RES0
[3]	HWEN62	Enable use of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[2]	HWEN61	Enable use of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[1]	HWEN60	Enable use of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[0]	HWEN59	Enable use of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL2. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic IMP_ATCR_EL2 or IMP_ATCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, S3_4_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b000

MSR S3_4_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b000

MRS <Xt>, S3_0_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0111	0b000

MSR S3_0_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0111	0b000

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic IMP_ATCR_EL2 or IMP_ATCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, S3_4_C15_C7_0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_ATCR_EL2;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_ATCR_EL2;

```

MSR S3_4_C15_C7_0, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        IMP_ATCR_EL2 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_ATCR_EL2 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C7_0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.TRVM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_ATCR_EL1;
    elsif PSTATE.EL == EL2 then

```

```

    if HCR_EL2.E2H == '1' then
        X[t, 64] = IMP_ATCR_EL2;
    else
        X[t, 64] = IMP_ATCR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_ATCR_EL1;

```

MSR S3_0_C15_C7_0, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        IMP_ATCR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        IMP_ATCR_EL2 = X[t, 64];
    else
        IMP_ATCR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    IMP_ATCR_EL1 = X[t, 64];

```

A.4.19 IMP_ATCR_EL3, CPU Auxiliary Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by translation table walks in the EL3 translation regime.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	xxxx	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-42: AARCH64_IMP_ATCR_EL3 bit assignments




Table A-126: IMP_ATCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11]	HWVAL62	Value of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL3 if HWEN62 is set.	0b0
[10]	HWVAL61	Value of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL3 if HWEN61 is set.	0b0
[9]	HWVAL60	Value of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL3 if HWEN60 is set.	0b0
[8]	HWVAL59	Value of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL3 if HWEN59 is set.	0b0
[7:4]	RES0	Reserved	RES0
[3]	HWEN62	Enable use of PBHA[3] on memory accesses due to translation table walks using TTBR0_EL3. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[2]	HWEN61	Enable use of PBHA[2] on memory accesses due to translation table walks using TTBR0_EL3. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[1]	HWEN60	Enable use of PBHA[1] on memory accesses due to translation table walks using TTBR0_EL3. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[0]	HWEN59	Enable use of PBHA[0] on memory accesses due to translation table walks using TTBR0_EL3. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0

Access

MRS <Xt>, S3_6_C15_C7_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0111	0b000

MSR S3_6_C15_C7_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0111	0b000

Accessibility

MRS <Xt>, S3_6_C15_C7_0

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_ATCR_EL3;
```

MSR S3_6_C15_C7_0, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_ATCR_EL3 = X[t, 64];
```

A.4.20 IMP_AVTCR_EL2, CPU Auxiliary Virtualization Translation Control Register

This register controls the values of the PBHA signals for memory accesses generated by stage 2 translation table walks.

Configurations

This register is available in all configurations.

Attributes**Width**

64

Functional group

Generic System Control

Access type


See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions**Figure A-43: AARCH64_IMP_AVTCR_EL2 bit assignments****Table A-129: IMP_AVTCR_EL2 bit descriptions**

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15]	SHWVAL62	Value of PBHA[3] on memory accesses due to translation table walks using VSTTBR_EL2 if SHWEN62 is set.	0b0
[14]	SHWVAL61	Value of PBHA[2] on memory accesses due to translation table walks using VSTTBR_EL2 if SHWEN61 is set.	0b0
[13]	SHWVAL60	Value of PBHA[1] on memory accesses due to translation table walks using VSTTBR_EL2 if SHWEN60 is set.	0b0
[12]	SHWVAL59	Value of PBHA[0] on memory accesses due to translation table walks using VSTTBR_EL2 if SHWEN59 is set.	0b0
[11]	HWVAL62	Value of PBHA[3] on memory accesses due to translation table walks using VTTBR_EL2 if HWEN62 is set.	0b0

Bits	Name	Description	Reset
[10]	HWVAL61	Value of PBHA[2] on memory accesses due to translation table walks using VTTBR_EL2 if HWEN61 is set.	0b0
[9]	HWVAL60	Value of PBHA[1] on memory accesses due to translation table walks using VTTBR_EL2 if HWEN60 is set.	0b0
[8]	HWVAL59	Value of PBHA[0] on memory accesses due to translation table walks using VTTBR_EL2 if HWEN59 is set.	0b0
[7]	SHWEN62	Enable use of PBHA[3] on memory accesses due to translation table walks using VSTTBR_EL2. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[6]	SHWEN61	Enable use of PBHA[2] on memory accesses due to translation table walks using VSTTBR_EL2. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[5]	SHWEN60	Enable use of PBHA[1] on memory accesses due to translation table walks using VSTTBR_EL2. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[4]	SHWEN59	Enable use of PBHA[0] on memory accesses due to translation table walks using VSTTBR_EL2. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0
[3]	HWEN62	Enable use of PBHA[3] on memory accesses due to translation table walks using VTTBR_EL2. If this bit is clear, PBHA[3] will be 0 on translation table walks.	0b0
[2]	HWEN61	Enable use of PBHA[2] on memory accesses due to translation table walks using VTTBR_EL2. If this bit is clear, PBHA[2] will be 0 on translation table walks.	0b0
[1]	HWEN60	Enable use of PBHA[1] on memory accesses due to translation table walks using VTTBR_EL2. If this bit is clear, PBHA[1] will be 0 on translation table walks.	0b0
[0]	HWEN59	Enable use of PBHA[0] on memory accesses due to translation table walks using VTTBR_EL2. If this bit is clear, PBHA[0] will be 0 on translation table walks.	0b0

Access

MRS <Xt>, S3_4_C15_C7_1

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b001

MSR S3_4_C15_C7_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1111	0b0111	0b001

Accessibility

MRS <Xt>, S3_4_C15_C7_1

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_AVTCTR_EL2;

```

```
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_AVTCR_EL2;
```

MSR S3_4_C15_C7_1, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    IMP_AVTCR_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_AVTCR_EL2 = X[t, 64];
```

A.4.21 IMP_CLUSTERACTLR_EL1, Cluster Auxiliary Control Register

These register bits are reserved for Arm test purposes only and must not be used except under direction from Arm.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-44: AARCH64_IMP_CLUSTERACTLR_EL1 bit assignments




Table A-132: IMP_CLUSTERACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_0_C15_C3_3

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0011	0b011

MSR S3_0_C15_C3_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0011	0b011

Accessibility

MRS <Xt>, S3_0_C15_C3_3

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1') &&
        SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' &&
            SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1'
            then
            if EL2Enabled() && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                UNDEFINED;
        elsif PSTATE.EL == EL1 then
            if EL2Enabled() && HCR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                X[t, 64] = IMP_CLUSTERACTLR_EL1;
        elsif PSTATE.EL == EL2 then
            X[t, 64] = IMP_CLUSTERACTLR_EL1;
  
```

```
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CLUSTERACTLR_EL1;
```

MSR S3_0_C15_C3_3, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1') &&
        SCTL_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' &&
            SCTL_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_EL1.TIDCP == '1'
            then
            if EL2Enabled() && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL1, 0x18);
            elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                UNDEFINED;
        elseif PSTATE.EL == EL1 then
            if EL2Enabled() && HCR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
                UNDEFINED;
            elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elseif ACTLR_EL3.ACTLREN == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CLUSTERACTLR_EL1 = X[t, 64];
        elseif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
                UNDEFINED;
            elseif ACTLR_EL3.ACTLREN == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CLUSTERACTLR_EL1 = X[t, 64];
        elseif PSTATE.EL == EL3 then
            IMP_CLUSTERACTLR_EL1 = X[t, 64];
```

A.4.22 IMP_CLUSTERCDBG_EL3, Cluster Cache Debug Register

Can be used to read the contents of the L3 cache RAMs and snoop filter RAMs. The register must be written with the information of which RAM is to be read. Then the same register should be read to read the contents of that RAM.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure A-45: AARCH64_IMP_CLUSTERCDBG_EL3 bit assignments




Table A-135: IMP_CLUSTERCDBG_EL3 bit descriptions

Bits	Name	Description	Reset
[63:32]	RAZ/WI	Reserved	RAZ/WI
[31:28]	WAY	Way of RAM being accessed.	0b0000
[27:24]	RAZ/WI	Reserved	RAZ/WI
[23:6]	SLCID_IDX	<p>The L3 cache Set locations in each cache slice are all power-of-2 in size and therefore can be identified using contiguous index locations.</p> <p>The Set index values for slice 0 start from value zero in this field, followed by the index locations for slice 1, then slice 2, and so on.</p> <p>The total index width varies depending on the size of the RAM being accessed. The cache slice identification number, Slice ID, forms the upper used bits of the cache location encoding in this field.</p> <p>For a Tag RAM or Data RAM access this field will encode as {0, SLICE_ID_W, TagRAM_IDX_W}</p> <p>For a Snoop Filter RAM access this field will encode as {0, SLICE_ID_W, SFRAM_IDX_W}.</p>	0b00000000000000000000

Bits	Name	Description	Reset
[5:3]	CHUNK	<p>Select of 64-bit data chunk to read from 512-bit Data RAM cache line. Only used when accessing Data RAM data.</p> <p>0b000 Data[63:0]</p> <p>0b001 Data[127:64]</p> <p>0b010 Data[191:128]</p> <p>0b011 Data[255:192]</p> <p>0b100 Data[319:256]</p> <p>0b101 Data[383:320]</p> <p>0b110 Data[447:384]</p> <p>0b111 Data[511:448]</p>	0b000
[2:0]	RAM	<p>RAM to be accessed. All other values are reserved.</p> <p>0b001 Snoop Filter RAM, including Snoop Filter ECC</p> <p>0b010 L3 Tag RAM</p> <p>0b011 L3 Data RAM - accessing cacheline data</p> <p>0b111 L3 Data RAM - accessing cacheline MTE tags, and ECC of both L3 Tag and L3 Data RAMs</p>	0b000

Access

MRS <Xt>, S3_6_C15_C4_7

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b111

MSR S3_6_C15_C4_7, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0100	0b111

Accessibility

MRS <Xt>, S3_6_C15_C4_7

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1') &&
        SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' &&
            SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1'
            then
            if EL2Enabled() && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                UNDEFINED;
        elsif PSTATE.EL == EL1 then
            if EL2Enabled() && HCR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                UNDEFINED;
        elsif PSTATE.EL == EL2 then
            UNDEFINED;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = IMP_CLUSTERDBG_EL3;

```

MSR S3_6_C15_C4_7, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1') &&
        SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.E2H == '1' && HCR_EL2.TGE == '1' &&
            SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1'
            then
            if EL2Enabled() && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL1, 0x18);
            elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                UNDEFINED;
        elsif PSTATE.EL == EL1 then
            if EL2Enabled() && HCR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                UNDEFINED;
        elsif PSTATE.EL == EL2 then
            UNDEFINED;
        elsif PSTATE.EL == EL3 then
            IMP_CLUSTERDBG_EL3 = X[t, 64];

```

A.4.23 IMP_CPUACTLR2_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-46: AARCH64_IMP_CPUACTLR2_EL1 bit assignments




Table A-138: IMP_CPUACTLR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MSR S3_0_C15_C1_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b001

MRS <Xt>, S3_0_C15_C1_1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b001

Accessibility

MSR S3_0_C15_C1_1, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
            UNDEFINED;
        elsif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR2_EL1 = X[t, 64];
        elsif PSTATE.EL == EL2 then
            if ACTLR_EL3.ACTLREN == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR2_EL1 = X[t, 64];
        elsif PSTATE.EL == EL3 then
            IMP_CPUACTLR2_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C1_1

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_CPUACTLR2_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUACTLR2_EL1;
    elsif PSTATE.EL == EL3 then

```

```
X[t, 64] = IMP_CPUACTLR2_EL1;
```

A.4.24 IMP_CPUACTLR3_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-47: AARCH64_IMP_CPUACTLR3_EL1 bit assignments




Table A-141: IMP_CPUACTLR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MSR S3_0_C15_C1_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b010

MRS <Xt>, S3_0_C15_C1_2

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b010

Accessibility

MSR S3_0_C15_C1_2, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
            UNDEFINED;
        elsif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR3_EL1 = X[t, 64];
        elsif PSTATE.EL == EL2 then
            if ACTLR_EL3.ACTLREN == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    IMP_CPUACTLR3_EL1 = X[t, 64];
        elsif PSTATE.EL == EL3 then
            IMP_CPUACTLR3_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C1_2

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else

```

```
        X[t, 64] = IMP_CPUACTLR3_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUACTLR3_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUACTLR3_EL1;
```

A.4.25 IMP_CPUACTLR4_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-48: AARCH64_IMP_CPUACTLR4_EL1 bit assignments




Table A-144: IMP_CPUACTLR4_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MSR S3_0_C15_C1_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b011

MRS <Xt>, S3_0_C15_C1_3

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b011

Accessibility

MSR S3_0_C15_C1_3, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
            UNDEFINED;
        elsif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR4_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR4_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_CPUACTLR4_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C1_3

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else

```



```
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_CPUACTLR4_EL1;
        elsif PSTATE.EL == EL2 then
            X[t, 64] = IMP_CPUACTLR4_EL1;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = IMP_CPUACTLR4_EL1;
```

A.4.26 IMP_CPUACTLR5_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-49: AARCH64_IMP_CPUACTLR5_EL1 bit assignments




Table A-147: IMP_CPUACTLR5_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MSR S3_0_C15_C8_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b000

MRS <Xt>, S3_0_C15_C8_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b000

Accessibility

MSR S3_0_C15_C8_0, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
            UNDEFINED;
        elsif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR5_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR5_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_CPUACTLR5_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C8_0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then

```

```
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_CPUACTLR5_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUACTLR5_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUACTLR5_EL1;
```

A.4.27 IMP_CPUACTLR6_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-50: AARCH64_IMP_CPUACTLR6_EL1 bit assignments




Table A-150: IMP_CPUACTLR6_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MSR S3_0_C15_C8_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b001

MRS <Xt>, S3_0_C15_C8_1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b001

Accessibility

MSR S3_0_C15_C8_1, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
            UNDEFINED;
        elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR6_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
```

```

        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR6_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUACTLR6_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C8_1

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUACTLR6_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUACTLR6_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUACTLR6_EL1;

```

A.4.28 IMP_CPUACTLR7_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions


Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-51: AARCH64_IMP_CPUACTLR7_EL1 bit assignments**Table A-153: IMP_CPUACTLR7_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MSR S3_0_C15_C8_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b010

MRS <Xt>, S3_0_C15_C8_2

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b010

Accessibility

MSR S3_0_C15_C8_2, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then

```

```

        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR7_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUACTLR7_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUACTLR7_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C8_2

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUACTLR7_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUACTLR7_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUACTLR7_EL1;

```

A.4.29 IMP_CPUACTLR8_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

```

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-52: AARCH64_IMP_CPUACTLR8_EL1 bit assignments




Table A-156: IMP_CPUACTLR8_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MSR S3_0_C15_C8_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b011

MRS <Xt>, S3_0_C15_C8_3

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b1000	0b011

Accessibility

MSR S3_0_C15_C8_3, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
```



```

elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif ACTLR_EL3.ACTLREN == '0' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUACTLR8_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUACTLR8_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUACTLR8_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C8_3

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUACTLR8_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUACTLR8_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUACTLR8_EL1;

```

A.4.30 IMP_CPUACTLR_EL1, CPU Auxiliary Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-53: AARCH64_IMP_CPUACTLR_EL1 bit assignments




Table A-159: IMP_CPUACTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MSR S3_0_C15_C1_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b000

MRS <Xt>, S3_0_C15_C1_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b000

Accessibility

MSR S3_0_C15_C1_0, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
```

```

        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ACTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ACTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ACTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUACTLR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if ACTLR_EL3.ACTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUACTLR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        IMP_CPUACTLR_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C1_0

```

    if PSTATE.EL == EL0 then
        if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
            if EL2Enabled() && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_CPUACTLR_EL1;
    elseif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUACTLR_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUACTLR_EL1;

```

A.4.31 IMP_CUACFR_EL1, CPU Configuration Register

This register provides configuration information for the core.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-54: AARCH64_IMP_CPUCFR_EL1 bit assignments




Table A-162: IMP_CPUCFR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0
[3]	min_area	Indicates whether the processor is built using the area optimized configuration 0b0 The processor is not built using the area optimized configuration. 0b1 The processor is built using the area optimized configuration.	x
[2]	no_scu	Indicates whether the SCU is present or not. Possible values of this bit are: 0b0 The SCU is present. 0b1 The SCU is not present.	x
[1]	RES0	Reserved	RES0
[0]	core_cache_protect	Indicates whether ECC is present or not. Possible values of this field are: 0b0 ECC is not present. 0b1 ECC is present.	x

Access

MRS <Xt>, S3_0_C15_CO_0

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0000	0b000

Accessibility

MRS <Xt>, S3_0_C15_CO_0

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_R_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_R_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUCFR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUCFR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUCFR_EL1;
```

A.4.32 IMP_CPUCTLR2_EL1, CPU Extended Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xx10	001x	0000	000x	0011	0011	0000	0000	0010	0110	0100	0111	0111	0100	0000	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-55: AARCH64_IMP_CPUECTLR2_EL1 bit assignments




Table A-164: IMP_CPUCTL2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:62]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[61:60]	sw_sip_pf_stride_advance_tier	Configure sip stride static advance 0b00 Static advance of 2 0b01 Static advance of 4 0b10 Static advance of 8 0b11 Static advance of 16	0b10
[59]	sw_disable_sip_pf_sleep	Disable SIP sleep mechanism 0b0 SIP sleep mechanism is enabled 0b1 SIP sleep mechanism is disabled	0b0
[58:57]	sw_tq_dbp_threshold	Configure thresholds for making L2 evictions dataless 0b00 Evicted data for a total of L2_CACHE_SIZE/4 0b01 Evicted data for a total of L2_CACHE_SIZE/2 0b10 Evicted data for a total of L2_CACHE_SIZE 0b11 Disable	0b01
[56]	RES1	Reserved	RES1
[55]	sw_enable_pf_on_el0_only	Disable prefetchers to train/generate only on EL0 (SIP only for now) 0b0 Prefetchers can train/generate no matter which is the EL 0b1 Prefetchers can train/generate only in EL0	0b0
[54:53]	chi_txreq_limit_el_switch	Behavior of outstanding TXREQ limit on EL switch. 0b00 Exception Level switches do not affect the outstanding TXREQ limit - This is the default value 0b01 Exception Level switches reset the outstanding TXREQ limit to the initial value 0b10 Exception Level switches restore the outstanding TXREQ limit to the previously saved value for that Exception Level 0b11 Reserved	0b00

Bits	Name	Description	Reset
[52]	sw_disable_sip_pf_recursion	Disable SIP recursive trigger 0b0 SIP recursive trigger is enabled 0b1 SIP recursive trigger is disabled (on generation)	0b0
[51]	sw_disable_sip_pf_stride	Disable SIP strided trigger 0b0 SIP strided trigger is enabled 0b1 SIP strided trigger is disabled (on generation)	0b0
[50]	sw_disable_sip_pf_demand	Disable SIP pf on demand trigger, recursion and stride not influenced 0b0 SIP demand trigger is enabled 0b1 SIP demand trigger is disabled (on generation)	0b0
[49]	sw_disable_sip_pf	Disable SIP Prefetcher 0b0 SIP PF is enabled 0b1 SIP PF is disabled	0b0
[48]	RES0	Reserved	RES0
[47]	enable_l3_demote_to_evict	Convert L3 demotions into dataless Evict if PF is conservative 0b0 L3 demotions can be converted into Evict 0b1 L3 demotions cannot be converted into Evict	0b0
[46]	high_cbusy_sensitivity	Higher sensitivity to CBUSY feedback. 0b0 High sensitivity to CBUSY is disabled 0b1 High sensitivity to CBUSY is enabled	0b0
[45]	sw_try_atomic_acquire_near	Try atomic acquire as near even if misses in cache. If the line is evicted, move to far 0b0 Don't try to execute atomic acquire in near mode if miss 0b1 Try to execute atomic acquire in near mode if miss	0b1

Bits	Name	Description	Reset
[44]	sw_try_atomic_release_near	Try atomic release as near even if misses in cache. If the line is evicted, move to far 0b0 Don't try to execute atomic release in near mode if miss 0b1 Try to execute atomic release in near mode if miss	0b1
[43]	sw_force_pcsr_en	Force pcsr_enable 0b0 Update PCSR normally 0b1 Force PCSR enable	0b0
[42:40]	rpf_full_pht_aging_mode	RPF mode to enable full pht aging 0b000 Mode = 0, PF off; it enables full pht aging only if PF is off 0b001 Mode = 1, it enables full pht aging only if mode is lower or equal than 1 0b010 Mode = 2, it enables full pht aging only if mode is lower or equal than 2 0b011 Mode = 3, it enables full pht aging only if mode is lower or equal than 3 0b100 Mode = 4, it enables full pht aging only if mode is lower or equal than 4 0b101 Mode = 5, most aggressive mode; it enables rpf full pht aging at each training 0b110 Invalid 0b111 Invalid	0b011
[39]	pf_constrained_mode	Prefetcher throttling for constrained configurations. 0b0 Prefetcher throttling for constrained configurations is disabled 0b1 Prefetcher throttling for constrained configurations is enabled	0b0

Bits	Name	Description	Reset
[38:37]	chi_txreq_min	<p>Minimum number of TXREQ transactions outstanding when the dynamic limit is enabled.</p> <p>0b00 1/4 of L2 TQ size - This is the default value</p> <p>0b01 1/8 of L2 TQ size</p> <p>0b10 1/16 of L2 TQ size</p> <p>0b11 1/32 of L2 TQ size</p>	0b00
[36:35]	chi_txreq_limit_dec	<p>Dynamic TXREQ limit decrement. Controls how quickly the dynamic TXREQ limit is decreased when CBusy indicates value of 3.</p> <p>0b00 4 - This is the default value</p> <p>0b01 8</p> <p>0b10 16</p> <p>0b11 2</p>	0b00
[34:33]	chi_txreq_limit_inc	<p>Dynamic TXREQ limit increment. Controls how quickly the dynamic TXREQ limit is increased when CBusy indicates values less than 2.</p> <p>0b00 4 - This is the default value</p> <p>0b01 8</p> <p>0b10 16</p> <p>0b11 2</p>	0b00
[32]	chi_txreq_limit_dynamic	<p>Selects static or dynamic control of TXREQ limit. Dynamic TXREQ limit will adjust based on CBusy responses on RXDAT and RXRSP in the range of limit selected.</p> <p>0b0 maximum number of TXREQ transactions set</p> <p>0b1 maximum number of TXREQ transactions dynamically controlled</p>	0b0

Bits	Name	Description	Reset
[31:30]	chi_txreq_max	<p>Maximum number of TXREQ transactions outstanding from the L2 Transaction Queue.</p> <p>0b00 2 * L2 TQ size - This is the default value</p> <p>0b01 3/4 of L2 TQ size</p> <p>0b10 1/2 of L2 TQ size</p> <p>0b11 1/4 of L2 TQ size</p>	0b00
[29:28]	cbusy_incr_single_mode_sensitivity	<p>Reduces the sensitivity to the single mode detection for streaming to System Level Cache and to DRAM by reducing sampling period of multi cpu state</p> <p>0b00 Fraction of multi cpu states set to the sampling period</p> <p>0b01 Fraction of multi cpu states set to 1/2 of the sampling period</p> <p>0b10 Fraction of multi cpu states set to 1/4 of the sampling period</p> <p>0b11 Fraction of multi cpu states set to 1/8 of the sampling period</p>	0b10
[27:26]	cbusy_reduce_multicpu_smoothness_thrs	<p>Reduces the smoothness period in multi CPU cluster</p> <p>0b00 Sampling period set to 1023</p> <p>0b01 Sampling period set to 511</p> <p>0b10 Sampling period set to 255</p> <p>0b11 Sampling period set to 127</p>	0b01
[25:24]	cbusy_reduce_fullness_rate	<p>Reduces the fraction of CBusy responses in a given sampling period necessary to define a given CBusy state</p> <p>0b00 Fraction of CBusy responses set to 1/4 of the sampling period</p> <p>0b01 Fraction of CBusy responses set to 1/8 of the sampling period</p> <p>0b10 Fraction of CBusy responses set to 1/16 of the sampling period</p> <p>0b11 Fraction of CBusy responses set to 1/32 of the sampling period</p>	0b10

Bits	Name	Description	Reset
[23:22]	cbusy_reduce_sampling_period	<p>Reduces sampling period of CBusy responses from maximum value (511) through a logarithmic scale</p> <p>0b00 Sampling period set to 511</p> <p>0b01 Sampling period set to 255</p> <p>0b10 Sampling period set to 127</p> <p>0b11 Sampling period set to 63</p>	0b01
[21]	sw_disable_all_hw_pf	<p>Disable all hardware prefetchers (dside, L2, MMU)</p> <p>0b0 HW prefetcher are not disabled</p> <p>0b1 HW prefetcher are all disabled</p>	0b0
[20]	sw_pf_hpf_dma_disable	<p>Disable HPF Dynamic Metadata Aging (HPF DMA) and set DMA Threshold to static value (DMAT[7]).</p> <p>0b0 Dynamic behaviour is enabled</p> <p>0b1 Dynamic behaviour is disable and DMA Threshold is fixed to a static value (DMAT[7])</p>	0b0
[19]	sw_pf_fix_hpf_coverage	<p>Set L2 HPF Coverage for HPF Dynamic Metadata Aging (HPF DMA) to a static value.</p> <p>0b0 Dynamic behaviour is enabled</p> <p>0b1 Coverage feedback is fixed to a static value</p>	0b0

Bits	Name	Description	Reset
[18:16]	sw_pf_fix_hpf_coverage_value	<p>Static value for L2 HPF Coverage if dynamic behaviour is disabled</p> <p>0b000 Coverage = 0 (less conservative), DMAT will fully depends on Training Rate and ranges from DMAT[0] to DMAT[6].</p> <p>0b001 Coverage = 1, Training Rate[0,5[%: DMAT[1]; Training Rate[5,10[%: DMAT[2]; Training Rate[10,20[%: DMAT[3]; ...; Training Rate[60,100[%: DMAT[7].</p> <p>0b010 Coverage = 2, Training Rate[0,5[%: DMAT[2]; Training Rate[5,10[%: DMAT[3]; Training Rate[10,20[%: DMAT[4]; ...; Training Rate[45,100[%: DMAT[7].</p> <p>0b011 Coverage = 3, Training Rate[0,5[%: DMAT[3]; Training Rate[5,10[%: DMAT[4]; Training Rate[10,20[%: DMAT[5]; ...; Training Rate[30,100[%: DMAT[7].</p> <p>0b100 Coverage = 4, Training Rate[0,5[%: DMAT[4]; Training Rate[5,10[%: DMAT[5]; Training Rate[10,20[%: DMAT[6]; Training Rate[20,100[%: DMAT[7].</p> <p>0b101 Coverage = 5, DMA will be set to highest value (DMAT[7]) unless: Training Rate[0,5[%: DMAT[5]; Training Rate[5,10[%: DMAT[6].</p> <p>0b110 Coverage = 6 (most conservative), DMA Threshold (DMAT) will be set to highest value (DMAT[7]) unless Training Rate[0,5[% (DMAT[6]).</p> <p>0b111 Invalid</p>	0b111
[15]	sw_pf_fix_hpf_trainrate	<p>Set L2 HPF Training Rate for HPF Dynamic Metadata Aging (HPF DMA) to a static value.</p> <p>0b0 Dynamic behaviour is enabled</p> <p>0b1 Training Rate feedback is fixed to a static value</p>	0b0

Bits	Name	Description	Reset
[14:12]	sw_pf_fix_hpf_trainrate_value	<p>Static value for L2 HPF Training Rate if dynamic behaviour is disabled</p> <p>0b000 Training Rate = 0 (less conservative), DMAT will fully depends on Coverage and ranges from DMAT[0] to DMAT[6].</p> <p>0b001 Training Rate = 1, Coverage[0,5[%: DMAT[1]; Coverage[5,10[%: DMAT[2]; Coverage[10,20[%: DMAT[3]; ...; Coverage[60,100[%: DMAT[7].</p> <p>0b010 Training Rate = 2, Coverage[0,5[%: DMAT[2]; Coverage[5,10[%: DMAT[3]; Coverage[10,20[%: DMAT[4]; ...; Coverage[45,100[%: DMAT[7].</p> <p>0b011 Training Rate = 3, Coverage[0,5[%: DMAT[3]; Coverage[5,10[%: DMAT[4]; Coverage[10,20[%: DMAT[5]; ...; Coverage[30,100[%: DMAT[7].</p> <p>0b100 Training Rate = 4, Coverage[0,5[%: DMAT[4]; Coverage[5,10[%: DMAT[5]; Coverage[10,20[%: DMAT[6]; Coverage[20,100[%: DMAT[7].</p> <p>0b101 Training Rate = 5, DMA will be set to highest value (DMAT[7]) unless: Coverage[0,5[%: DMAT[5]; Coverage[5,10[%: DMAT[6].</p> <p>0b110 Training Rate = 6 (most conservative), DMA Threshold (DMAT) will be set to highest value (DMAT[7]) unless Coverage[0,5[% (DMAT[6]).</p> <p>0b111 Invalid</p>	0b111
[11]	sw_enable_dynamic_bypass_ssbs	<p>Enable dynamic bypass SSBS mode</p> <p>0b0 Dynamic Bypass SSBS is disabled</p> <p>0b1 Dynamic Bypass SSBS is enabled</p>	0b0
[10]	sw_ext_llc	<p>External last level cache</p> <p>0b0 Last Level Cache is not external</p> <p>0b1 Last Level Cache is external</p>	0b1
[9]	sw_disable_stiss_pf	<p>Disable Store Issue Prefetcher</p> <p>0b0 Store Issue Prefetcher is enabled</p> <p>0b1 Store Issue Prefetcher is disabled</p>	0b0

Bits	Name	Description	Reset
[8]	sw_disable_base_stride_pf	Disable Stride Prefetcher 0b0 Stride PF is enabled 0b1 Stride PF is disabled	0b0
[7]	sw_disable_stream_mode	Disable stream of writes to L2 and beyond 0b0 Stream mode is enabled 0b1 Stream mode is disabled	0b0
[6]	sw_disable_write_hint_for_pf	Disable write access hint for prefetch. 0b0 Write access hint is enabled 0b1 Write access hint is disabled	0b0
[5]	sw_disable_mte_hint_for_pf	Disable mte access hint for prefetch. 0b0 MTE access hint is enabled 0b1 MTE access hint is disabled	0b0
[4]	sw_disable_temp_hint_for_pf	Disable temp access hint for prefetch. 0b0 Temp access hint is enabled 0b1 Temp access hint is disabled	0b0
[3]	sw_try_ld_atomic_near	Try atomic load as near even if misses in cache. If the line is evicted, move to far 0b0 Don't try to execute atomic load in near mode if miss 0b1 Try to execute atomic load in near mode if miss	0b0
[2]	sw_try_st_atomic_near	Try atomic store as near even if misses in cache. If the line is evicted, move to far 0b0 Don't try to execute atomic store in near mode if miss 0b1 Try to execute atomic store in near mode if miss	0b0
[1]	sw_force_st_atomic_near	Always execute atomic store in near mode 0b0 Don't force atomic store to execute in near mode 0b1 Force atomic store to execute in near mode	0b0

Bits	Name	Description	Reset
[0]	sw_force_ld_atomic_near	<p>Always execute atomic load in near mode</p> <p>0b0 Don't force atomic load to execute in near mode</p> <p>0b1 Force atomic load to execute in near mode</p>	0b1

Access

MSR S3_0_C15_C1_5, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b101

MRS <Xt>, S3_0_C15_C1_5

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b101

Accessibility

MSR S3_0_C15_C1_5, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
            UNDEFINED;
        elsif EL2Enabled() && ACTLR_EL2.ECTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif ACTLR_EL3.ECTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUCTLR2_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if ACTLR_EL3.ECTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUCTLR2_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_CPUCTLR2_EL1 = X[t, 64];

```


MRS <Xt>, S3_0_C15_C1_5

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = IMP_CPUECTLR2_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUECTLR2_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUECTLR2_EL1;
```

A.4.33 IMP_CPUECTLR3_EL1, CPU Extended Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	xx11
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-56: AARCH64_IMP_CPUECTLR3_EL1 bit assignments




Table A-167: IMP_CPUECTLR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:6]	RES0	Reserved	RES0
[5:4]	sw_lf_lim_cfg	Configuration of line fill limitation.	0b00
[3]	sw_force_prf_ssve_nop	When FEAT_SME is implemented Transform PRFM/PRFUM and PRFB/D/H/W instructions to nop when in Streaming Mode 0b0 Do not transform PRFM/PRFUM and PRFB/D/H/W instructions to nop when in Streaming Mode 0b1 Transform PRFM/PRFUM and PRFB/D/H/W instructions to nop when in Streaming Mode Otherwise RES0	'0'
[2]	sw_force_prf_ssve_l3	When FEAT_SME is implemented Force PRFM/PRFUM instructions to target L3 cache level when originally targeting a lower cache level, when in Streaming Mode. 0b0 Send PRFM/PRFUM instructions with original target cache level when in Streaming Mode 0b1 Send PRFM/PRFUM instructions with target=L3 cache level if the original target is a lower cache level (L1/L2), when in Streaming Mode Note: PRFB/D/H/W instructions always target L3 cache level when in Streaming Mode. Otherwise RES0	'0'

Bits	Name	Description	Reset
[1]	enable_if_lim	Enable If limitation 0b0 Disable If limitation 0b1 Enable If limitation	0b1
[0]	enable_spec_throttling	Enable speculation throttling 0b0 Disable speculation throttling 0b1 Enable speculation throttling	0b1

Access

MSR S3_0_C15_C1_6, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b110

MRS <Xt>, S3_0_C15_C1_6

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b110

Accessibility

MSR S3_0_C15_C1_6, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
            UNDEFINED;
        elseif EL2Enabled() && ACTLR_EL2.ECTLREN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif ACTLR_EL3.ECTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP CPUECTLR3_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if ACTLR_EL3.ECTLREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else

```

```

        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUECTLR3_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_CPUECTLR3_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C1_6

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUECTLR3_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUECTLR3_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUECTLR3_EL1;

```

A.4.34 IMP_CPUECTLR_EL1, CPU Extended Control Register

This register contains control bits that affect the CPU behavior.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

0010	0100	0010	0000	0000	0000	0111	0010	0000	0110	0010	0000	1011	xxx0	0001	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-57: AARCH64_IMP_CPUECTLR_EL1 bit assignments




Table A-170: IMP_CPUCTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:62]	sw_mmu_coalescing_mode	Configure MMU coalescing mode 0b00 Coalescing mode to be used is 8x32 0b01 Coalescing mode to be used is 4x2048 0b10 Reserved for future use 0b11 Coalescing is disabled: All TLB entries contain a single VA-PA translation.	0b00
[61]	sw_l2_prefetchtgt_scaleback_mode	Control PrefetchTgt scaleback mode 0b0 Scaleback mode is conservative 0b1 Scaleback mode is aggressive	0b1
[60]	sw_l2_likely_shared_icache	Instruction fetch shared state control 0b0 Instruction fetch requests do not assert TXREQ LikelyShared 0b1 Instruction fetch requests do assert TXREQ LikelyShared and request a SharedClean copy of data	0b0
[59:58]	sw_sequential_hint_mode	Configure sequential hint working mode 0b00 Sequential Hint is enabled in coverage mode (Best-Offset and Generation Table) 0b01 Sequential Hint is enabled in compromise mode (only Best-Offset) 0b10 Sequential Hint is enabled in high accuracy mode (only Best-Offset) 0b11 Sequential Hint is disabled	0b01
[57]	sw_disable_pf_tbw	Disable Table Walk Prefetcher 0b0 Enabled 0b1 Disabled	0b0
[56]	sw_disable_pf_gsms	Disable Global Spatial Memory Streaming Prefetcher 0b0 Enabled 0b1 Disabled	0b0

Bits	Name	Description	Reset
[55]	sw_tq_disable_l2_bypass	Disable the heuristics that sends L1 evictions directly to L3, bypassing the L2 0b0 Enabled 0b1 Disabled	0b0
[54:53]	sw_tq_read_stream_threshold	Configure thresholds for transforming WriteEvictOrEvict into Evict 0b00 256 KB 0b01 512 KB 0b10 1024 KB 0b11 Disable	0b01
[52:51]	sw_l2_prefetchtgt_mmu_desc_reads_control	Control activation of the PrefetchTgt for MMU descriptors reads 0b00 PrefetchTgt are not sent for MMU descriptors reads 0b01 Conservatively generate PrefetchTgt for cacheable requests from the MMU, always generate for noncacheable 0b10 Aggressively generate PrefetchTgt for cacheable requests from the MMU, always generate for noncacheable 0b11 Always generate PrefetchTgt for cacheable requests from the MMU, always generate for noncacheable	0b00
[50:49]	sw_l2_prefetchtgt_demand_loads_control	Control activation of the PrefetchTgt for the Demand Loads/Stores 0b00 PrefetchTgt are not sent for Demand Loads/Stores 0b01 Conservatively generate PrefetchTgt for cacheable requests for Demand Loads/Stores, always generate for noncacheable 0b10 Aggressively generate PrefetchTgt for cacheable requests for Demand Loads/Stores, always generate for noncacheable 0b11 Always generate PrefetchTgt for cacheable requests for Demand Loads/Stores, always generate for noncacheable	0b00

Bits	Name	Description	Reset
[48:47]	sw_l2_prefetchtgt_iside_fetches_control	Control activation of the PrefetchTgt for the Iside fetches 0b00 PrefetchTgt are not sent for Iside fetches 0b01 Conservatively generate PrefetchTgt for cacheable requests from the Iside, always generate for noncacheable 0b10 Aggressively generate PrefetchTgt for cacheable requests from the Iside, always generate for noncacheable 0b11 Always generate PrefetchTgt for cacheable requests from the Iside, always generate for noncacheable	0b00
[46]	sw_disable_mmupf_dtpf	Control activation of MMU debug & trace prefetcher (DTPF) 0b0 MMU D&T prefetcher is enabled allowing the prefetching of next/previous page for each D&T request (requires feature bit ENABLE_MMUPF in CPUECTLR to be set as well) 0b1 MMU D&T prefetcher is disabled	0b0
[45]	sw_disable_mmupf_spf	Control activation of MMU stream prefetcher (SPF) 0b0 MMU stream prefetcher is enabled allowing the prefetching of next/previous page when a stream is detected (requires feature bit ENABLE_MMUPF in CPUECTLR to be set as well) 0b1 MMU stream prefetcher is disabled	0b0
[44]	sw_disable_mmupf_cpf	Control activation of MMU coalescing prefetcher (CPF) 0b0 MMU coalescing prefetcher is enabled allowing the prefetching of next/previous clusters in case of coalesced entries (requires feature bit ENABLE_MMUPF in CPUECTLR to be set as well) 0b1 MMU coalescing prefetcher is disabled	0b0
[43]	sw_disable_pf_bo	Disable Best Offset Prefetcher 0b0 Enabled 0b1 Disabled	0b0
[42]	sw_disable_pf_rpf	Disable Region Prefetcher 0b0 Enabled 0b1 Disabled	0b0

Bits	Name	Description	Reset
[41]	sw_disable_pf_hpf	Disable History Prefetcher 0b0 Enabled 0b1 Disabled	0b0
[40]	sw_l2_tq_force_drain	Force all evictions (L1/L2) to be drained out of TQ 0b0 Evictions are drained normally 0b1 Evictions are forced to drain ASAP	0b0
[39]	sw_l2_eviction_flush_control	Controls whether hardware cache flushes and DC CISC instructions send data when evicting clean cache-lines on the CHI interface 0b0 Disables sending data when hardware cache flushes or DC CISC instructions evict a clean cache-line. Sending of Evict transactions is controlled by Downstream Snoop Filter Present. This is the reset value 0b1 Sending of data when hardware cache flushes or DC CISC instructions evict clean cache-lines is controlled by Downstream Cache Control. Sending of Evict transactions is controlled by Downstream Snoop Filter Present	0b0
[38:37]	sw_l2_clean_data_eviction_control	Downstream Cache Control 0b00 Disables sending data when clean cache-lines are evicted 0b01 Enables sending WriteEvictFull transactions when Unique Clean cache-lines are evicted. Shared Clean cache-line evictions do not send data 0b10 Enables sending WriteEvictOrEvict transactions when Unique Clean cache-lines are evicted. Shared Clean cache-line evictions do not send data 0b11 Enables sending WriteEvictOrEvict transactions when Unique Clean or Shared Clean cache-lines are evicted.	0b11
[36]	sw_l2_snoop_filter_present	Downstream Snoop Filter Present 0b0 Disables sending Evict transactions when clean cache-lines are evicted without data. 0b1 Enables sending Evict transactions when clean cache-lines are evicted without data.	0b1

Bits	Name	Description	Reset
[35:32]	sw_l2_d_nb_ways_threshold	D-side ways partition in L2 cache. The value specified indicates the number of ways dedicated to requests from L1 data cache. It is expected within the range 0b0000-0b1000, an higher value will be ignored and set to 0b1000. The specified way partitioning is not guaranteed if the sum with sw_l2_im_nb_ways_threshold and sw_l2_hpf_nb_ways_threshold is not equal to 8, the number of L2 cache ways. If the sum is lower than 8, the remaining ways will be used for D and I/MMU requests. Reset value is 0b0010 and is the recommended value for this product	0b0010
[31:28]	sw_l2_im_nb_ways_threshold	I-side/MMU ways partition in L2 cache. The value specified indicates the number of ways dedicated to requests from L1 I-cache or MMU. It is expected within the range 0b0000-0b1000, an higher value will be ignored and set to 0b1000. The specified way partitioning is not guaranteed if the sum with sw_l2_d_nb_ways_threshold and sw_l2_hpf_nb_ways_threshold is not equal to 8, the number of L2 cache ways. If the sum is lower than 8, the remaining ways will be used for D and I/MMU requests. Reset value is 0b0000 and is the recommended value for this product	0b0000
[27:24]	sw_l2_hpf_nb_ways_threshold	HPF ways partition in L2 cache. The value specified indicates the number of ways dedicated to requests from HPF. It is expected within the range 0b0000-0b1000, an higher value will be ignored and set to 0b1000. The specified way partitioning is not guaranteed if the sum with sw_l2_d_nb_ways_threshold and sw_l2_im_nb_ways_threshold is not equal to 8, the number of L2 cache ways. If the sum is lower than 8, the remaining ways will be used for D and I/MMU requests. Reset value is 0b0110 and is the recommended value for this product	0b0110
[23]	sw_l2_arb_ecc_mode_always_on	Force one more cycle in the L2 pipeline to allow for inline ECC error corrections on the Tag RAM 0b0 Default 0b1 Force	0b0
[22]	sw_l2_disable_hpf_partitionning	Disable L2 cache replacement policy partitioning for History Prefetcher 0b0 Default 0b1 Disable	0b0
[21]	sw_l2_disable_im_partitionning	Disable L2 cache replacement policy partitioning for L1I and MMU 0b0 Default 0b1 Disable	0b1
[20]	sw_l2_disable_rrip	Disable RRIP replacement policy in L2 cache, falling back to random policy 0b0 Default 0b1 Disable	0b0

Bits	Name	Description	Reset
[19]	sw_tq_sptb_stream_dram	Force all writes for Trace and Statistical Profiling buffers to external memory 0b0 Default 0b1 Disable	0b0
[18:17]	sw_tq_dram_stream_threshold	Configure thresholds for streaming writes to external memory 0b00 1024 KB 0b01 2048 KB 0b10 4096 KB 0b11 Disable	0b00
[16:15]	sw_tq_slc_stream_threshold	Configure thresholds for streaming writes to System Level Cache 0b00 256 KB 0b01 512 KB 0b10 1024 KB 0b11 Disable	0b01
[14:13]	sw_tq_l3_stream_threshold	Configure thresholds for streaming writes to L3 cache 0b00 16 KB 0b01 32 KB 0b10 64 KB 0b11 Disable	0b01
[12]	sw_enable_mmupf	Control activation of MMU prefetchers 0b0 MMU prefetchers are disabled 0b1 MMU prefetchers are enabled and can send translation requests to MMU pipeline	0b1
[11:9]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[8]	glb_ram_gating_dis	Global RAM clock gating disable 0b0 RAMs clock gating active 0b1 RAMs clock gating disabled	0b0
[7]	sw_pf_fix_pcb_mode	Disable L2 PF dynamic modes and fix to a static value given by sw_pf_fixed_pcb_value 0b0 Dynamic behaviour is enabled 0b1 Modes are fixed to a static value	0b0
[6]	sw_pf_fix_pcb_accuracy	Disable L2 PF dynamic accuracy feedback and fix to a static value given by sw_pf_fixed_pcb_value 0b0 Dynamic behaviour is enabled 0b1 Accuracy feedback is fixed to a static value	0b0
[5]	sw_pf_fix_pcb_resource	Disable L2 PF dynamic resource feedback and fix to a static value given by sw_pf_fixed_pcb_value 0b0 Dynamic behaviour is enabled 0b1 Resource feedback is fixed to a static value	0b0

Bits	Name	Description	Reset
[4:2]	sw_pf_fixed_pcb_value	<p>Static value for L2 PF mode, accuracy feedback or resource feedback if dynamic behaviour is disabled</p> <p>0b000 Mode = 0 (turn PF off), accuracy_feedback = VERY_LOW, resource_feedback = FULLY_SATURATED</p> <p>0b001 Mode = 1, accuracy_feedback = LOW, resource_feedback = PARTLY_SATURATED</p> <p>0b010 Mode = 2, accuracy_feedback = MEDIUM, resource_feedback = NORMAL</p> <p>0b011 Mode = 3, accuracy_feedback = HIGH, resource_feedback = LOW</p> <p>0b100 Mode = 4, accuracy_feedback = VERY_HIGH, resource_feedback = EMPTY</p> <p>0b101 Mode = 5 (most aggressive), invalid for accuracy and resource feedback</p> <p>0b110 Invalid</p> <p>0b111 Invalid</p>	0b101
[1]	sw_pf_l3_stash_disable	<p>Disables usage of the StashOnce CHI request</p> <p>0b0 Enabled</p> <p>0b1 Disabled</p>	0b0
[0]	sw_pf_l3_prfm_disable	<p>Prevents PRFM to send stash requests on CHI</p> <p>0b0 PRFM that target L3 are normally sent on CHI</p> <p>0b1 PRFM that target L3 are not sent on CHI</p>	0b0

Access

MSR S3_0_C15_C1_4, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b100

MRS <Xt>, S3_0_C15_C1_4

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0001	0b100

Accessibility

MSR S3_0_C15_C1_4, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ECTLREN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.ECTLREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUECTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ACTLR_EL3.ECTLREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUECTLR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUECTLR_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C1_4

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUECTLR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUECTLR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUECTLR_EL1;

```

A.4.35 IMP_CPUPCR_EL3, Selected Instruction Patch Control Register

Configures current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-58: AARCH64_IMP_CPUPCR_EL3 bit assignments




Table A-173: IMP_CPUPCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Access

MRS <Xt>, S3_6_C15_C8_1

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b001

MSR S3_6_C15_C8_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b001

Accessibility

MRS <Xt>, S3_6_C15_C8_1

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPCR_EL3;

```

MSR S3_6_C15_C8_1, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUPCR_EL3 = X[t, 64];

```

A.4.36 IMP_CPUPFR_EL3, Selected Instruction Private Flag Register

Instruction Patch flags for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-59: AARCH64_IMP_CPUPFR_EL3 bit assignments




Table A-176: IMP_CPUPFR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C8_6

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b110

MSR S3_6_C15_C8_6, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b110

Accessibility

MRS <Xt>, S3_6_C15_C8_6

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPFR_EL3;
```

MSR S3_6_C15_C8_6, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUPFR_EL3 = X[t, 64];
```

A.4.37 IMP_CPUPMR2_EL3, Selected Instruction Patch Mask Register 2

Mask exclusion for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group
Generic System Control

Access type
See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-60: AARCH64_IMP_CPUPMR2_EL3 bit assignments




Table A-179: IMP_CPUPMR2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access
MRS <Xt>, S3_6_C15_C8_5

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b101

MSR S3_6_C15_C8_5, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b101

Accessibility
MRS <Xt>, S3_6_C15_C8_5

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
```

```

        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL2 then
        UNDEFINED;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPMR2_EL3;

```

MSR S3_6_C15_C8_5, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPMR2_EL3 = X[t, 64];

```

A.4.38 IMP_CPUPMR_EL3, Selected Instruction Patch Mask Register

Mask for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

```

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-61: AARCH64_IMP_CPUPMR_EL3 bit assignments




Table A-182: IMP_CPUPMR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C8_3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b011

MSR S3_6_C15_C8_3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b011

Accessibility

MRS <Xt>, S3_6_C15_C8_3

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
```

```

elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPMR_EL3;

```

MSR S3_6_C15_C8_3, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_R_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_R_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPMR_EL3 = X[t, 64];

```

A.4.39 IMP_CPUPOR2_EL3, Selected Instruction Patch Opcode Register 2

Opcode exclusion for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-62: AARCH64_IMP_CPUPOR2_EL3 bit assignments




Table A-185: IMP_CPUPOR2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C8_4

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b100

MSR S3_6_C15_C8_4, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b100

Accessibility

MRS <Xt>, S3_6_C15_C8_4

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPOR2_EL3;
```

MSR S3_6_C15_C8_4, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
```

```
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUPOR2_EL3 = X[t, 64];
```

A.4.40 IMP_CPUPOR_EL3, Selected Instruction Patch Opcode Register

Opcode for current Instruction Patch selected by AArch64-IMP_CPUPSELR_EL3.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-63: AARCH64_IMP_CPUPOR_EL3 bit assignments




Table A-188: IMP_CPUPOR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C8_2

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b010

MSR S3_6_C15_C8_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b010

Accessibility

MRS <Xt>, S3_6_C15_C8_2

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPOR_EL3;
```

MSR S3_6_C15_C8_2, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
```

```
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUPOR_EL3 = X[t, 64];
```

A.4.41 IMP_CPUPSELR_EL3, Selected Instruction Patch Control Register

Selects the current instruction patch register for subsequent accesses to AArch64-IMP_CPUPCR_EL3, AArch64-IMP_CPUPOR_EL3, AArch64-IMP_CPUPMR_EL3, AArch64-IMP_CPUPOR2_EL3, AArch64-IMP_CPUPMR2_EL3, and AArch64-IMP_CPUPFR_EL3

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-64: AARCH64_IMP_CPUPSELR_EL3 bit assignments




Table A-191: IMP_CPUPSELR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C8_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b000

MSR S3_6_C15_C8_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b1000	0b000

Accessibility

MRS <Xt>, S3_6_C15_C8_0

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPSELR_EL3;
```

MSR S3_6_C15_C8_0, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
```

```
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUPSELR_EL3 = X[t, 64];
```

A.4.42 IMP_CPUPWRCTLR_EL1, CPU Power Control Register

This register controls various power aspects of the core.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-65: AARCH64_IMP_CPUPWRCTLR_EL1 bit assignments




Table A-194: IMP_CPUPWRCTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:10]	RES0	Reserved	RES0
[9:7]	WFE_RET_CTRL	Wait for Event retention control. 0b000 Dynamic retention is disabled. 0b001 128 architectural timer ticks, time period of 128ns. 0b010 512 architectural timer ticks, time period of 512ns. 0b011 2,048 architectural timer ticks, time period of 2us. 0b100 4,096 architectural timer ticks, time period of 4.1us. 0b101 8,192 architectural timer ticks, time period of 8.2us. 0b110 16,384 architectural timer ticks, time period of 16.4us. 0b111 32,768 architectural timer ticks, time period of 32.8us.	xxx

Bits	Name	Description	Reset
[6:4]	WFI_RET_CTRL	Wait for Interrupt retention control. 0b000 Dynamic retention is disabled. 0b001 128 architectural timer ticks, time period of 128ns. 0b010 512 architectural timer ticks, time period of 512ns. 0b011 2,048 architectural timer ticks, time period of 2us. 0b100 4,096 architectural timer ticks, time period of 4.1us. 0b101 8,192 architectural timer ticks, time period of 8.2us. 0b110 16,384 architectural timer ticks, time period of 16.4us. 0b111 32,768 architectural timer ticks, time period of 32.8us.	xxx
[3:1]	RES0	Reserved	RES0
[0]	CORE_PWRDN_EN	Indicates to the power controller if the CPU wants to power down when it enters WFE/WFI state.	x

Access

MSR S3_0_C15_C2_7, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b111

MRS <Xt>, S3_0_C15_C2_7

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b111

Accessibility

MSR S3_0_C15_C2_7, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.<E2H,TGE> == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.PWREN == '0' then

```

```

        UNDEFINED;
    elsif EL2Enabled() && ACTLR_EL2.PWREN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif ACTLR_EL3.PWREN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            IMP_CPUPWRCTLR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if ACTLR_EL3.PWREN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUPWRCTLR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        IMP_CPUPWRCTLR_EL1 = X[t, 64];

```

MRS <Xt>, S3_0_C15_C2_7

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = IMP_CPUPWRCTLR_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = IMP_CPUPWRCTLR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUPWRCTLR_EL1;

```

A.4.43 IMP_DSIDE_DATA0_EL3, RAMINDEX L1D Data register 0

Returns the data from a RAMINDEX instruction using RAMID=0x8,0x9

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L1 Data cache tag

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L1 data cache data

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L1 Data cache tag

Figure A-66: AARCH64_IMP_DSIDE_DATA0_EL3 bit assignments




Table A-197: IMP_DSIDE_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:49]	RES0	Reserved	RES0
[48:33]	MTE_TAG	MTE tag data	16 { x }
[32:31]	MTE_TAG_STATE	MTE tag state 0b00 Invalid 0b01 Invalid 0b10 Clean 0b11 Dirty state	xx
[30]	NS	Non-secure identifier for the physical address	x
[29:2]	PA	Physical address [39:12]	28 { x }

Bits	Name	Description	Reset
[1:0]	MESI	MESI 0b00 Invalid 0b01 Shared 0b10 Modified (unique dirty) 0b11 Exclusive (unique clean)	xx

When L1 data cache data

Figure A-67: AARCH64_IMP_DSIDE_DATA0_EL3 bit assignments




Table A-198: IMP_DSIDE_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:32]	WORD1_DATA	Word 1 data 31:0	32 {x}
[31:0]	WORD0_DATA	Word 0 data 31:0	32 {x}

Access

MRS <Xt>, S3_6_C15_C1_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0001	0b000

Accessibility

MRS <Xt>, S3_6_C15_C1_0

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
```

```
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_DSIDE_DATA0_EL3;
```

A.4.44 IMP_DSIDE_DATA1_EL3, RAMINDEX L1D Data register 1

Returns the data from a RAMINDEX instruction using RAMID=0x8,0x9

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L1 data cache tag

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L1 data cache data

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L1 data cache tag

Figure A-68: AARCH64_IMP_DSIDE_DATA1_EL3 bit assignments





Table A-200: IMP_DSIDE_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:7]	RES0	Reserved	RES0
[6:0]	ECC	ECC	7{x}

When L1 data cache data

Figure A-69: AARCH64_IMP_DSIDE_DATA1_EL3 bit assignments**Table A-201: IMP_DSIDE_DATA1_EL3 bit descriptions**

Bits	Name	Description	Reset
[63:32]	WORD3_DATA	Word 3 data 31:0	32{x}
[31:0]	WORD2_DATA	Word 2 data 31:0	32{x}

Access

MRS <Xt>, S3_6_C15_C1_1

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0001	0b001

Accessibility

MRS <Xt>, S3_6_C15_C1_1

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_R_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_R_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_DSIDE_DATA1_EL3;
  
```

A.4.45 IMP_DSIDE_DATA2_EL3, RAMINDEX L1D Data register 2

Returns the data from a RAMINDEX instruction using RAMID=0x8,0x9

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L1 data cache tag

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L1 data cache data

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L1 data cache tag

Figure A-70: AARCH64_IMP_DSIDE_DATA2_EL3 bit assignments




Table A-203: IMP_DSIDE_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

When L1 data cache data

Figure A-71: AARCH64_IMP_DSIDE_DATA2_EL3 bit assignments




Table A-204: IMP_DSIDE_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:28]	RES0	Reserved	RES0
[27:21]	WORD3_ECC	Word 3 ECC	7 {x}
[20:14]	WORD2_ECC	Word 2 ECC	7 {x}
[13:7]	WORD1_ECC	Word 1 ECC	7 {x}
[6:0]	WORD0_ECC	Word 0 ECC	7 {x}

Access

MRS <Xt>, S3_6_C15_C1_2

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0001	0b010

Accessibility

MRS <Xt>, S3_6_C15_C1_2

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_DSIDE_DATA2_EL3;
```

A.4.46 IMP_ISIDE_DATA0_EL3, RAMINDEX Instruction Data register 0

Returns the data from a RAMINDEX instruction using RAMID=0x0,0x1

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L1 instruction cache tag

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L1 instruction cache data

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

When L1 instruction cache tag

Figure A-72: AARCH64_IMP_ISIDE_DATA0_EL3 bit assignments




Table A-206: IMP_ISIDE_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:30]	PARITY	Parity bit	xx
[29]	VALID	Validity bit	x
[28]	NS	Non-secure identifier for the physical address	x

Bits	Name	Description	Reset
[27:0]	PA	Physical address [39:12]	28 { x }

When L1 instruction cache data

Figure A-73: AARCH64_IMP_ISIDE_DATA0_EL3 bit assignments




Table A-207: IMP_ISIDE_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:38]	RES0	Reserved	RES0
[37]	PARITY	Parity bit	x
[36:32]	SIDEBAND	If this field is not 5'b10000 or 5'b10110 then AArch64-IMP_ISIDE_DATA0_EL3.OPCODE represents the AArch64 instruction opcode	5 {x}
[31:0]	OPCODE	Aarch64 opcode at {Aarch64-RAMINDEX.VA[48:3], 1'b0} if AArch64-IMP_ISIDE_DATA0_EL3.SIDEBAND is not 5'b10000 or 5'b10110	32 {x}

Access

MRS <Xt>, S3 6 C15 C0 0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b000

Accessibility

MRS <Xt>, S3 6 C15 C0 0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP ISIDE DATA0 EL3;

```

A.4.47 IMP_ISIDE_DATA1_EL3, RAMINDEX Instruction Data register 1

Returns the data from a RAMINDEX instruction using RAMID=0x0,0x1

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L1 instruction cache tag

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L1 instruction cache data

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L1 instruction cache tag

Figure A-74: AARCH64_IMP_ISIDE_DATA1_EL3 bit assignments




Table A-209: IMP_ISIDE_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

When L1 instruction cache data

Figure A-75: AARCH64_IMP_ISIDE_DATA1_EL3 bit assignments




Table A-210: IMP_ISIDE_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:38]	RES0	Reserved	RES0
[37]	PARITY	Parity bit	x
[36:32]	SIDEBAND	If this field is not 5'b10000 or 5'b10110 then AArch64-IMP_ISIDE_DATA1_EL3.OPCODE represents the AArch64 instruction opcode	5 {x}
[31:0]	OPCODE	Aarch64 opcode at {Aarch64-RAMINDEX.VA[48:3], 1'b1} if AArch64-IMP_ISIDE_DATA1_EL3.SIDEBAND is not 5'b10000 or 5'b10110	32 {x}

Access

MRS <Xt>, S3_6_C15_CO_1

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b001

Accessibility

MRS <Xt>, S3_6_C15_CO_1

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_ISIDE_DATA1_EL3;
```

A.4.48 IMP_ISIDE_DATA2_EL3, RAMINDEX Instruction Data register 2

Returns the data from a RAMINDEX instruction using RAMID=0x0,0x1

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-76: AARCH64_IMP_ISIDE_DATA2_EL3 bit assignments




Table A-212: IMP_ISIDE_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, S3_6_C15_C0_2

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b010

Accessibility

MRS <Xt>, S3_6_C15_C0_2

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_ISIDE_DATA2_EL3;

```

A.4.49 IMP_L2_DATA0_EL3, RAMINDEX L2 Data register 0

Returns the data from a RAMINDEX instruction using RAMID=0x10 or RAMID=0x11

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L2 tag cache for 1024KB RAM

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 tag cache for 512KB RAM

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 tag cache for 256KB RAM

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 tag cache for 128KB RAM

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 data cache

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L2 tag cache for 1024KB RAM

Figure A-77: AARCH64_IMP_L2_DATA0_EL3 bit assignments




Table A-214: IMP_L2_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:43]	RES0	Reserved	RES0
[42:36]	ECC	ECC	7 {x}
[35]	ZERO	Data is zero	x
[34:32]	MemAT	Memory attribute	xxx
[31:28]	PBHA	PBHA	xxxxx
[27:26]	MTE	MTE state 0b00 Invalid 0b01 Invalid 0b10 Clean 0b11 Dirty	xx

Bits	Name	Description	Reset
[25:24]	MESI	MESI 0b00 Invalid 0b01 Shared 0b10 Modified (unique dirty) 0b11 Exclusive (unique clean)	xx
[23]	NS	Non-Secure identifier	x
[22:0]	PA	Physical address [39:17]	23 {x}

When L2 tag cache for 512KB RAM

Figure A-78: AARCH64_IMP_L2_DATA0_EL3 bit assignments




Table A-215: IMP_L2_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:44]	RES0	Reserved	RES0
[43:37]	ECC	ECC	7 {x}
[36]	ZERO	Data is zero	x
[35:33]	MemAT	Memory attribute	xxx
[32:29]	PBHA	PBHA	xxxxx
[28:27]	MTE	MTE state 0b00 Invalid 0b01 Invalid 0b10 Clean 0b11 Dirty	xx

Bits	Name	Description	Reset
[26:25]	MESI	MESI 0b00 Invalid 0b01 Shared 0b10 Modified (unique dirty) 0b11 Exclusive (unique clean)	xx
[24]	NS	Non-Secure identifier	x
[23:0]	PA	Physical address [39:16]	24 {x}

When L2 tag cache for 256KB RAM

Figure A-79: AARCH64_IMP_L2_DATA0_EL3 bit assignments




Table A-216: IMP_L2_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:45]	RES0	Reserved	RES0
[44:38]	ECC	ECC	7 {x}
[37]	ZERO	Data is zero	x
[36:34]	MemAT	Memory attribute	xxx
[33:30]	PBHA	PBHA	xxxxx
[29:28]	MTE	MTE state 0b00 Invalid 0b01 Invalid 0b10 Clean 0b11 Dirty	xx

Bits	Name	Description	Reset
[27:26]	MESI	MESI 0b00 Invalid 0b01 Shared 0b10 Modified (unique dirty) 0b11 Exclusive (unique clean)	xx
[25]	NS	Non-Secure identifier	x
[24:0]	PA	Physical address [39:15]	25 {x}

When L2 tag cache for 128KB RAM

Figure A-80: AARCH64_IMP_L2_DATA0_EL3 bit assignments




Table A-217: IMP_L2_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:46]	RES0	Reserved	RES0
[45:39]	ECC	ECC	7 {x}
[38]	ZERO	Data is zero	x
[37:35]	MemAT	Memory attribute	xxx
[34:31]	PBHA	PBHA	xxxx
[30:29]	MTE	MTE state 0b00 Invalid 0b01 Invalid 0b10 Clean 0b11 Dirty	xx

Bits	Name	Description	Reset
[28:27]	MESI	MESI 0b00 Invalid 0b01 Shared 0b10 Modified (unique dirty) 0b11 Exclusive (unique clean)	xx
[26]	NS	Non-Secure identifier	x
[25:0]	PA	Physical address [39:14]	26 {x}

When L2 data cache

Figure A-81: AARCH64_IMP_L2_DATA0_EL3 bit assignments




Table A-218: IMP_L2_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	IMP_L2_DATA0_EL3	Least significant 8-bytes of the 16-bytes data granule of the line	64 {x}

Access

MRS <Xt>, S3_6_C15_C1_3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0001	0b011

Accessibility

MRS <Xt>, S3_6_C15_C1_3

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```



```
else
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_L2_DATA0_EL3;
```

A.4.50 IMP_L2_DATA1_EL3, RAMINDEX L2 Data register 1

Returns the data from a RAMINDEX instruction using RAMID=0x10 or RAMID=0x11

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L2 tag cache

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 data cache

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L2 tag cache

Figure A-82: AARCH64_IMP_L2_DATA1_EL3 bit assignments




Table A-220: IMP_L2_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

When L2 data cache

Figure A-83: AARCH64_IMP_L2_DATA1_EL3 bit assignments




Table A-221: IMP_L2_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	IMP_L2_DATA0_EL3	Most significant 8-bytes of the 16-bytes data granule of the line	64{x}

Access

MRS <Xt>, S3_6_C15_C1_5

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0001	0b101

Accessibility

MRS <Xt>, S3_6_C15_C1_5

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_L2_DATA1_EL3;
```

A.4.51 IMP_L2_DATA2_EL3, RAMINDEX L2 Data register 2

Returns the data from a RAMINDEX instruction using RAMID=0x10 or RAMID=0x11

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L2 tag cache

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 data cache when L2_DATA_ECC_GRANULE=128

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 data cache when L2_DATA_ECC_GRANULE=256

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

When L2 tag cache

Figure A-84: AARCH64_IMP_L2_DATA2_EL3 bit assignments




Table A-223: IMP_L2_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

When L2 data cache when L2_DATA_ECC_GRANULE=128

Figure A-85: AARCH64_IMP_L2_DATA2_EL3 bit assignments




Table A-224: IMP_L2_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:17]	RES0	Reserved	RES0
[16:8]	ECC	ECC	9 { x }
[7:4]	MTE	MTE allocation tags for the 16-bytes granule	xxxx
[3:0]	IMPDEF	For granule 0 and 3: replacement policy meta data For granule 1 and 2: MPAM	xxxx

When L2 data cache when L2_DATA_ECC_GRANULE=256

Figure A-86: AARCH64_IMP_L2_DATA2_EL3 bit assignments




Table A-225: IMP_L2_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:18]	RES0	Reserved	RES0
[17:8]	ECC	For granule 0 and 2: RES0 For granule 1 and 3: ECC bits	10 { x }
[7:4]	MTE	MTE allocation tags for the 16-bytes granule	xxxx
[3:0]	IMPDEF	For granule 0 and 3: replacement policy meta data For granule 1 and 2: MPAM	xxxx

Access
MRS <Xt>, S3_6_C15_C1_4

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0001	0b100

Accessibility

MRS <Xt>, S3_6_C15_C1_4

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_L2_DATA2_EL3;
```

A.4.52 IMP_MMU_DATA0_EL3, RAMINDEX TLB Data register 0

Returns the data from a RAMINDEX instruction using RAMID=0x18

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L2 TLB TCSP (small pages)

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 TLB TCMP (medium pages)

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Where the reset reads xxxx, see individual bits.

Bit descriptions

When L2 TLB TCSP (small pages)

Figure A-87: AARCH64_IMP_MMU_DATA0_EL3 bit assignments




Table A-227: IMP_MMU_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63:52]	VMID[11:0]	VMID[11:0]	12 {x}
[51:36]	ASID	ASID	16 {x}
[35]	nG	Non-Global	x
[34:32]	TR	Translation Regime 0b000 Reserved 0b001 Secure EL1 0b010 Secure EL2 0b011 Secure EL3 0b100 Reserved 0b101 Non-Secure EL1 0b110 Non-Secure EL2 0b111 Non-Secure EL3	xxx

Bits	Name	Description	Reset
[31:29]	STAGE1	Stage 1 description encoding 0b000 Entry is found at level 3 of 4KB granule (stage1 size = 4KB) 0b001 Entry is found at level 3 of 16KB granule (stage1 size = 16KB) 0b010 Entry is found at level 3 of 64KB granule (stage1 size = 64KB) 0b011 Reserved 0b100 Entry is found at level 2 of 4KB granule (stage1 size = 2MB) 0b101 Entry is found at level 2 of 16KB granule (stage1 size = 32MB) 0b110 Entry is found at level 2 of 64KB granule (stage1 size = 512MB) 0b111 Entry is found at level 1 of 4KB granule (stage1 size = 1GB)	xxx
[28:0]	VA	Virtual Address [48:20]	29 {x}

When L2 TLB TCMP (medium pages)

Figure A-88: AARCH64_IMP_MMU_DATA0_EL3 bit assignments




Table A-228: IMP_MMU_DATA0_EL3 bit descriptions

Bits	Name	Description	Reset
[63]	ENTRY[0]	Entry Size[0] 0b00 2MB 0b01 32MB 0b10 512MB 0b11 Normal entries: Reserved, IPA entries: 2MB originating from a 1GB block	x
[62:47]	VMID	VMID	16 {x}
[46:31]	ASID	ASID	16 {x}

Bits	Name	Description	Reset
[30]	nG	Non-Global	x
[29:27]	TR	Translation Regime 0b000 Reserved 0b001 Secure EL1 0b010 Secure EL2 0b011 Secure EL3 0b100 Reserved 0b101 Non-Secure EL1 0b110 Non-Secure EL2 0b111 Non-Secure EL3	xxx
[26:24]	STAGE1	Stage 1 description encoding 0b000 Entry is found at level 3 of 4KB granule (stage1 size = 4KB) 0b001 Entry is found at level 3 of 16KB granule (stage1 size = 16KB) 0b010 Entry is found at level 3 of 64KB granule (stage1 size = 64KB) 0b011 Entry is an IPA to PA translation 0b100 Entry is found at level 2 of 4KB granule (stage1 size = 2MB) 0b101 Entry is found at level 2 of 16KB granule (stage1 size = 32MB) 0b110 Entry is found at level 2 of 64KB granule (stage1 size = 512MB) 0b111 Entry is found at level 1 of 4KB granule (stage1 size = 1GB)	xxx
[23:0]	VA[48:25]	Virtual Address [48:25]	24 {x}

Access

MRS <Xt>, S3_6_C15_CO_3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b011

Accessibility

MRS <Xt>, S3_6_C15_C0_3

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_MMU_DATA0_EL3;

```

A.4.53 IMP_MMU_DATA1_EL3, RAMINDEX TLB Data register 1

Returns the data from a RAMINDEX instruction using RAMID=0x18

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L2 TLB TCSP (small pages)

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 TLB TCMP (medium pages) and IMP_MMU_DATA1_EL3.CACHEABILITY == 0b0

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 TLB TCMP (medium pages) and IMP_MMU_DATA1_EL3.CACHEABILITY == 0b1

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

When L2 TLB TCSP (small pages)

Figure A-89: AARCH64_IMP_MMU_DATA1_EL3 bit assignments




Table A-230: IMP_MMU_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:52]	PA[23:12]	Physical Address[23:12]	12 {x}
[51:50]	TAG_PARITY	Tag Parity	xx
[49:7]	COALESCING_INFO	<p>Coalescing information</p> <p>Decoding of coalescing information depends on IMP_CPUECTLR_EL1[63:62] bits</p> <p>When IMP_CPUECTLR_EL1[63:62] = 00</p> <p>COALESCING_INFO[42:8] represents the PA offsets of entries 1 to 7</p> <p>COALESCING_INFO[7] represents if the TLB entry is coalesced. When set to 1, the TLB entry is coalesced, otherwise, the TLB entry contains a single translation.</p> <p>COALESCING_INFO[6:0] represents the validity vector of cluster entries 1 to 7</p> <p>When IMP_CPUECTLR_EL1[63:62] = 01</p> <p>COALESCING_INFO[42:4] represents the PA offsets of entries 1 to 3</p> <p>COALESCING_INFO[3] represents if the TLB entry is coalesced. When set to 1, the TLB entry is coalesced, otherwise, the TLB entry contains a single translation.</p> <p>COALESCING_INFO[2:0] represents the validity vector of cluster entries 1 to 3</p>	43 {x}
[6]	V	Validity bits	x

Bits	Name	Description	Reset
[5:4]	ENTRY	Entry Size 0b00 4KB 0b01 16KB 0b10 64KB 0b11 Reserved	xx
[3:0]	VMID[15:12]	VMID[15:12]	xxxx

When L2 TLB TCMP (medium pages) and IMP_MMU_DATA1_EL3.CACHEABILITY == 0b0

Figure A-90: AARCH64_IMP_MMU_DATA1_EL3 bit assignments





Table A-231: IMP_MMU_DATA1_EL3 bit descriptions

Bits	Name	Description	Reset
[63:58]	RES0	Reserved	RES0
[57]	PARITY	Data Parity	x
[56]	WALK	Walk cache entry	x
[55]	GUARDED	Guarded page	x
[54:51]	PBHA	PBHA	xxxx
[50]	FORCE	Force write-back	x

Bits	Name	Description	Reset
[49:46]	MemAT	<p>Memory attributes information</p> <p>0b0000 Normal memory - Non-Cacheable due to stage 1. Originally not outer cacheable (WB/ WT)</p> <p>0b0001 Device nGnRnE with stage 1 being device</p> <p>0b0010 Device nGnRnE with stage 1 being normal non-cacheable</p> <p>0b0011 Device nGnRnE with stage 1 being normal cacheable</p> <p>0b0100 Normal memory - Non-Cacheable due to stage 1. Originally outer cacheable (WB/ WT)</p> <p>0b0101 Device nGnRE with stage 1 being device</p> <p>0b0110 Device nGnRE with stage 1 being normal non-cacheable</p> <p>0b0111 Device nGnRE with stage 1 being normal cacheable</p> <p>0b1000 Normal memory - Non-Cacheable due to stage 2. Originally not outer cacheable (WB/ WT)</p> <p>0b1001 Device nGRE with stage 1 being device</p> <p>0b1010 Device nGRE with stage 1 being normal non-cacheable</p> <p>0b1011 Device nGRE with stage 1 being normal cacheable</p> <p>0b1100 Normal memory - Non-Cacheable due to stage 2. Originally outer cacheable (WB/ WT)</p> <p>0b1101 Device GRE with stage 1 being device</p> <p>0b1110 Device GRE with stage 1 being normal non-cacheable</p> <p>0b1111 Device GRE with stage 1 being normal cacheable</p>	xxxx
[45]	CACHEABILITY	Cacheability	x
[44]	DBM2	Stage 2 dirty bit Modifier	x

Bits	Name	Description	Reset
[43:42]	LEVEL	Stage 2 level 0b00 Level 3 0b01 Level 2 0b10 Level 1 0b11 Level 0	xx
[41:40]	HAP	Stage 2 Access Permissions	xx
[39]	PX2	Stage 2 privileged execution permission	x
[38]	UX2	Stage 2 execution permission	x
[37]	PXN1	Stage 1 privileged Execute-Never	x
[36]	XN1	Stage 1 Execute-Never	x
[35:34]	AP1	Stage 1 Access Permission	xx
[33]	DBM1	Stage 1 dirty bit Modifier	x
[32]	NS	Non-Secure which determines whether the physical address is in secure spece or non-secure space	x
[31:4]	PA[39:12]	Physical Address[39:12]	28 {x}
[3:2]	TAG_PARITY	Tag Parity	xx
[1]	Validity	Valididy	x
[0]	ENTRY[1]	Entry Size[1] 0b00 2MB 0b01 32MB 0b10 512MB 0b11 Normal entries: Reseved, IPA entries: 2MB originating from a 1GB block	x

When L2 TLB TCMP (medium pages) and IMP_MMU_DATA1_EL3.CACHEABILITY == 0b1

Figure A-91: AARCH64_IMP_MMU_DATA1_EL3 bit assignments**Table A-232: IMP_MMU_DATA1_EL3 bit descriptions**

Bits	Name	Description	Reset
[63:58]	RES0	Reserved	RES0
[57]	PARITY	Data Parity	x
[56]	WALK	Walk cache entry	x
[55]	GUARDED	Guarded page	x
[54:51]	PBHA	PBHA	xxxx
[50]	FORCE	Force write-back	x
[49]	TRANSIENT	Inner transient hint	x
[48]	SHAREABILITY	Shareability	x
[47]	ALLOCATE	Allocate hint	x
[46]	MTE	MTE tag	x
[45]	CACHEABILITY	Cacheability	x
[44]	DBM2	Stage 2 dirty bit Modifier	x
[43:42]	LEVEL	Stage 2 level 0b00 Level 3 0b01 Level 2 0b10 Level 1 0b11 Level 0	xx
[41:40]	HAP	Stage 2 Access Permissions	xx
[39]	PX2	Stage 2 privileged execution permission	x
[38]	UX2	Stage 2 execution permission	x
[37]	PXN1	Stage 1 privileged Execute-Never	x
[36]	XN1	Stage 1 Execute-Never	x
[35:34]	AP1	Stage 1 Access Permission	xx

Bits	Name	Description	Reset
[33]	DBM1	Stage 1 dirty bit Modifier	x
[32]	NS	Non-Secure which determines whether the physical address is in secure spece or non-secure space	x
[31:4]	PA[39:12]	Physical Address[39:12]	28{x}
[3:2]	TAG_PARITY	Tag Parity	xx
[1]	Validity	Valididy	x
[0]	ENTRY[1]	Entry Size[1] 0b00 2MB 0b01 32MB 0b10 512MB 0b11 Normal entries: Reseved, IPA entries: 2MB originating from a 1GB block	x

Access

MRS <Xt>, S3_6_C15_CO_4

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b100

Accessibility

MRS <Xt>, S3_6_C15_CO_4

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_MMU_DATA1_EL3;

```

A.4.54 IMP_MMU_DATA2_EL3, RAMINDEX TLB Data register 2

Returns the data from a RAMINDEX instruction using RAMID=0x18

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

When L2 TLB TCSP (small pages) and IMP_MMU_DATA1_EL3.CACHEABLITY == 0b0

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 TLB TCSP (small pages) and IMP_MMU_DATA1_EL3.CACHEABLITY == 0b1

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX

When L2 TLB TCMP (medium pages)

XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

When L2 TLB TCSP (small pages) and IMP_MMU_DATA1_EL3.CACHEABLITY == 0b0

Figure A-92: AARCH64_IMP_MMU_DATA2_EL3 bit assignments




Table A-234: IMP_MMU_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:41]	RES0	Reserved	RES0
[40]	DATAP	Data Parity	x
[39]	GUARDED	Guarded page	x
[38:35]	PBHA	PBHA	xxxx
[34]	FORCEWB	Force Write-back	x
[33:30]	MemAT	<p>Memory attributes information</p> <p>0b0000 Normal memory - Non-Cacheable due to stage 1. Originally not outer cacheable (WB/ WT)</p> <p>0b0001 Device nGnRnE with stage 1 being device</p> <p>0b0010 Device nGnRnE with stage 1 being normal non-cacheable</p> <p>0b0011 Device nGnRnE with stage 1 being normal cacheable</p> <p>0b0100 Normal memory - Non-Cacheable due to stage 1. Originally outer cacheable (WB/ WT)</p> <p>0b0101 Device nGnRE with stage 1 being device</p> <p>0b0110 Device nGnRE with stage 1 being normal non-cacheable</p> <p>0b0111 Device nGnRE with stage 1 being normal cacheable</p> <p>0b1000 Normal memory - Non-Cacheable due to stage 2. Originally not outer cacheable (WB/ WT)</p> <p>0b1001 Device nGRE with stage 1 being device</p> <p>0b1010 Device nGRE with stage 1 being normal non-cacheable</p> <p>0b1011 Device nGRE with stage 1 being normal cacheable</p> <p>0b1100 Normal memory - Non-Cacheable due to stage 2. Originally outer cacheable (WB/ WT)</p> <p>0b1101 Device GRE with stage 1 being device</p> <p>0b1110 Device GRE with stage 1 being normal non-cacheable</p> <p>0b1111 Device GRE with stage 1 being normal cacheable</p>	xxxx
[29]	CACHEABILITY	Cacheability	x
[28]	DMB2	Stage 2 dirty bit Modifier	x
[27:26]	HAP2	Stage 2 Access Permissions	xx

Bits	Name	Description	Reset
[25:24]	LEVEL2	Stage 2 level 0b00 Level 3 0b01 Level 2 0b10 Level 1 0b11 Level 0	xx
[23]	PXN1	Stage 1 privileged Execute-Never	x
[22]	XN1	Stage 1 Execute-Never	x
[21]	PXN2	Stage 2 privileged Execute-Never	x
[20]	XN2	Stage 2 Execute-Never	x
[19:18]	AP1	Stage 1 Access Permission	xx
[17]	DMB1	Stage 1 dirty bit Modifier	x
[16]	NS	Non-Secure which determines whether the physical address is in secure spece or non-secure space	x
[15:0]	PA	Physical Address [39:24]	16{x}

When L2 TLB TCSP (small pages) and IMP_MMU_DATA1_EL3.CACHEABILITY == 0b1

Figure A-93: AARCH64_IMP_MMU_DATA2_EL3 bit assignments




Table A-235: IMP_MMU_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:41]	RES0	Reserved	RES0
[40]	DATAP	Data Parity	x
[39]	GUARDED	Guarded page	x
[38:35]	PBHA	PBHA	xxxx
[34]	FORCEWB	Force Write-back	x
[33]	TRANSIENT	Inner transient hint	x
[32]	SHAREABILITY	Shareability	x

Bits	Name	Description	Reset
[31]	ALLOCATE	Allocate hint	x
[30]	MTE	MTE tag	x
[29]	CACHEABILITY	Cacheability	x
[28]	DMB2	Stage 2 dirty bit Modifier	x
[27:26]	HAP2	Stage 2 Access Permissions	xx
[25:24]	LEVEL2	Stage 2 level 0b00 Level 3 0b01 Level 2 0b10 Level 1 0b11 Level 0	xx
[23]	PXN1	Stage 1 privileged Execute-Never	x
[22]	XN1	Stage 1 Execute-Never	x
[21]	PXN2	Stage 2 privileged Execute-Never	x
[20]	XN2	Stage 2 Execute-Never	x
[19:18]	AP1	Stage 1 Access Permission	xx
[17]	DMB1	Stage 1 dirty bit Modifier	x
[16]	NS	Non-Secure which determines whether the physical address is in secure spece or non-secure space	x
[15:0]	PA	Physical Address [39:24]	16 { x }

When L2 TLB TCMP (medium pages)

Figure A-94: AARCH64_IMP_MMU_DATA2_EL3 bit assignments




Table A-236: IMP_MMU_DATA2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, S3_6_C15_C0_5

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0000	0b101

Accessibility

MRS <Xt>, S3_6_C15_C0_5

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = IMP_MMU_DATA2_EL3;

```

A.4.55 LORID_EL1, LORegionID (EL1)

Indicates the number of LORegions and LORegion descriptors supported by the PE.

Configurations

If no LORegion descriptors are implemented, then the registers AArch64-LORC_EL1, AArch64-LORN_EL1, AArch64-LOREA_EL1, and AArch64-LORSA_EL1 are RES0.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100	xxxx	xxxx	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-95: AARCH64_LORID_EL1 bit assignments




Table A-238: LORID_EL1 bit descriptions

Bits	Name	Description	Reset
[63:24]	RES0	Reserved	RES0
[23:16]	LD	Number of LORegion descriptors supported by the PE. This is an 8-bit binary number. 0b00000100 Four LOR descriptors are supported	0x04
[15:8]	RES0	Reserved	RES0
[7:0]	LR	Number of LORegions supported by the PE. This is an 8-bit binary number. Note: If LORID_EL1 indicates that no LORegions are implemented, then LoadLOAcquire and StoreLORelease will behave as LoadAcquire and StoreRelease. 0b00000100 Four LORegions are supported	0x04

Access

MRS <Xt>, LORID_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0100	0b111

Accessibility

MRS <Xt>, LORID_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TLOR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TLOR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.LORID_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TLOR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = LORID_EL1;
```

```
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TLOR == '1' then
        UNDEFINED;
    elseif SCR_EL3.TLOR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = LORID_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = LORID_EL1;
```

A.4.56 RMR_EL3, Reset Management Register (EL3)

If EL3 is implemented and this register is implemented:

- A write to the register at EL3 can request a Warm reset.
- If EL3 can use all Execution states, this register specifies the Execution state that the PE boots into on a Warm reset.

Configurations

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx01
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-96: AARCH64_RMR_EL3 bit assignments




Table A-240: RMR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:2]	RES0	Reserved	RES0
[1]	RR	Reset Request. Setting this bit to 1 requests a Warm reset.	0b0
[0]	RAO/WI	Reserved	RAO/WI

Access

MRS <Xt>, RMR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b010

MSR RMR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b0000	0b010

Accessibility

MRS <Xt>, RMR_EL3

```
if PSTATE.EL == EL3 then
    X[t, 64] = RMR_EL3;
else
    UNDEFINED;
```

MSR RMR_EL3, <Xt>

```
if PSTATE.EL == EL3 then
    RMR_EL3 = X[t, 64];
else
    UNDEFINED;
```

A.4.57 RNDR, Random Number

Random Number. Returns a 64-bit random number which is reseeded from the True Random Number source at an **IMPLEMENTATION DEFINED** rate.

If the hardware returns a genuine random number, PSTATE.NZCV is set to 0b0000.

If the instruction cannot return a genuine random number in a reasonable period of time, PSTATE.NZCV is set to 0b0100 and the data value returned is 0.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-97: AARCH64_RNDR bit assignments




Table A-243: RNDR bit descriptions

Bits	Name	Description	Reset
[63:0]	RNDR	Random Number. Returns a 64-bit Random Number which is reseeded from the True Random Number source at an IMPLEMENTATION DEFINED rate.	64 {x}

Access

MRS <Xt>, RNDR

op0	op1	CRn	CRm	op2
0b11	0b011	0b0010	0b0100	0b000

Accessibility

MRS <Xt>, RNDR

```
if PSTATE.EL == EL0 then
    if SCR_EL3.TRNDR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if SCR_EL3.TRNDR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                UNDEFINED;
    elseif PSTATE.EL == EL2 then
        if SCR_EL3.TRNDR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                UNDEFINED;
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.TRNDR == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            UNDEFINED;
```

A.4.58 RNDRRS, Reseeded Random Number

Reseeded Random Number. Returns a 64-bit random number which is reseeded from the True Random Number source immediately before the read of the random number.

If the hardware returns a genuine random number, PSTATE.NZCV is set to 0b0000.

If the instruction cannot return a genuine random number in a reasonable period of time, PSTATE.NZCV is set to 0b0100 and the data value returned is 0.

When FEAT_RNG_TRAP is implemented and AArch64-SCR_EL3.TRNDR is 1, reads of this register are trapped to EL3.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Generic System Control

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-98: AARCH64_RNDRRS bit assignments




Table A-245: RNDRRS bit descriptions

Bits	Name	Description	Reset
[63:0]	RNDRRS	Reseeded Random Number. Returns a 64-bit Random Number which is reseeded from the True Random Number source immediately before this read.	64 {x}

Access

MRS <Xt>, RNDRRS

op0	op1	CRn	CRm	op2
0b11	0b011	0b0010	0b0100	0b001

Accessibility

MRS <Xt>, RNDRRS

```
if PSTATE.EL == EL0 then
    if SCR_EL3.TRNDR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
```

```
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if SCR_EL3.TRNDR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                UNDEFINED;
    elseif PSTATE.EL == EL2 then
        if SCR_EL3.TRNDR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                UNDEFINED;
    elseif PSTATE.EL == EL3 then
        if SCR_EL3.TRNDR == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            UNDEFINED;
```

A.4.59 SVCR, Streaming Vector Control Register

Controls Streaming SVE mode and SME behavior.

Configurations

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to SVCR are UNDEFINED.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-99: AARCH64_SVCR bit assignments




Table A-247: SVCR bit descriptions

Bits	Name	Description	Reset
[63:2]	RES0	Reserved	RES0
[1]	ZA	<p>Enables SME ZA storage. If FEAT_SME2 is implemented, also enables SME2 ZT0 storage.</p> <p>When this storage is disabled, execution of an instruction which can access it is trapped. The exception is reported using an ESR_ELx.{EC, SMTc} value of {0x1D, 0x3}.</p> <p>The possible values of this bit are:</p> <p>0b0</p> <p>SME ZA storage and, if implemented, ZT0 storage are invalid and not accessible.</p> <p>This control causes execution at any Exception level of instructions that can access this storage to be trapped.</p> <p>0b1</p> <p>SME ZA storage and, if implemented, ZT0 storage are valid and accessible.</p> <p>This control does not cause execution of any instructions to be trapped.</p> <p>When a write to SVCR.ZA changes the value of PSTATE.ZA from 0 to 1, all implemented bits of the storage are set to zero.</p> <p>Changes to this field do not have an effect on the SVE vector and predicate registers and AArch64-FPSR.</p> <p>A direct or indirect read of ZA appears to occur in program order relative to a direct write of SVCR, and to MSR SVCRZA and MSR SVCRSMZA instructions, without the need for explicit synchronization.</p>	0b0

Bits	Name	Description	Reset
[0]	SM	<p>Enables Streaming SVE mode.</p> <p>When the PE is in Streaming SVE mode, the Streaming SVE vector length (SVL) applies to SVE instructions, and execution at any Exception level of an instruction which is illegal in that mode is trapped. The exception is reported using an ESR_ELx.{EC, SMTC} value of {0x1D, 0x1}.</p> <p>When the PE is not in Streaming SVE mode, the SVE vector length (VL) applies to SVE instructions, and execution at any Exception level of an instruction which is only legal in that mode is trapped. The exception is reported using an ESR_ELx.{EC, SMTC} value of {0x1D, 0x2}.</p> <p>The possible values of this bit are:</p> <p>0b0 The PE is not in Streaming SVE mode.</p> <p>0b1 The PE is in Streaming SVE mode.</p> <p>When a write to SVCR.SM changes the value of PSTATE.SM, the following applies:</p> <ul style="list-style-type: none"> When changed from 0 to 1, an entry to Streaming SVE mode is performed. When changed from 1 to 0, an exit from Streaming SVE mode is performed. All implemented bits of the SVE registers Z0-Z31, P0-P15, and FFR in the new mode are set to zero. AArch64-FPSR in the new mode is set to 0x0000_0000_0800_009f, in which all cumulative status bits are set to 1. <p>Changes to this field do not have an effect on SME ZA storage or, if implemented, ZT0 storage.</p> <p>A direct or indirect read of SM appears to occur in program order relative to a direct write of SVCR, and to MSR SVCRSM and MSR SVCRSMZA instructions, without the need for explicit synchronization.</p>	0b0

Access

SVCR is read/write and can be accessed from any Exception level.

MRS <Xt>, SVCR

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0010	0b010

MSR SVCR, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0010	0b010

MSR SVCRSM, #<imm>

op0	op1	CRn	CRm	op2
0b00	0b011	0b0100	'001x'	0b011

MSR SVCRZA, #<imm>

op0	op1	CRn	CRm	op2
0b00	0b011	0b0100	'010x'	0b011

MSR SVCRRSMZA, #<imm>

op0	op1	CRn	CRm	op2
0b00	0b011	0b0100	'011x'	0b011

Accessibility

SVCR is read/write and can be accessed from any Exception level.

MRS <Xt>, SVCR

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.SMEN != '11'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        else
            AArch64.SystemAccessTrap(EL1, 0x1D);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.SMEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x1D);
            else
                X[t, 64] = Zeros(62):PSTATE.<ZA,SM>;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPACR_EL1.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = Zeros(62):PSTATE.<ZA,SM>;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = Zeros(62):PSTATE.<ZA,SM>;

```

```

elseif PSTATE.EL == EL3 then
    if CPTR_EL3.ESM == '0' then
        AArch64.SystemAccessTrap(EL3, 0x1D);
    else
        X[t, 64] = Zeros(62):PSTATE.<ZA,SM>;

```

MSR SVCR, <Xt>

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && CPACR_EL1.SMEN != '11'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        else
            AArch64.SystemAccessTrap(EL1, 0x1D);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && CPTR_EL2.SMEN != '11' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x1D);
            else
                SetPSTATE_SVCR(X[t, 32]);
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPACR_EL1.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SetPSTATE_SVCR(X[t, 32]);
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SetPSTATE_SVCR(X[t, 32]);
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.ESM == '0' then
        AArch64.SystemAccessTrap(EL3, 0x1D);
    else
        SetPSTATE_SVCR(X[t, 32]);

```

MSR SVCRRSM, #<imm>

MSR SVCRZA, #<imm>

MSR SVCASMZA, #<imm>

A.4.60 TPIDR2_ELO, ELO Read/Write Software Thread ID Register 2

Provides a location where SME-aware software executing at ELO can store thread identifying information, for context management purposes.

The PE makes no use of this register.

Configurations

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to TPIDR2_ELO are UNDEFINED.

Attributes

Width

64

Functional group

Generic System Control

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-100: AARCH64_TPIDR2_ELO bit assignments




Table A-253: TPIDR2_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Thread identifying information stored by software running at this Exception level.	64 {x}

Access

MRS <Xt>, TPIDR2_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b11101	0b0000	0b101

MSR TPIDR2_ELO, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b11101	0b0000	0b101

Accessibility

MRS <Xt>, TPIDR2_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.EnTP2 == '0' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.EnTP2 == '0'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.EnTP2 == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
        HFGRTR_EL2.nTPIDR2_ELO == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif SCR_EL3.EnTP2 == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TPIDR2_ELO;
        elseif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && SCR_EL3.EnTP2 == '0' then
                UNDEFINED;
            elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGRTR_EL2.nTPIDR2_ELO == '0' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elseif SCR_EL3.EnTP2 == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TPIDR2_ELO;
        elseif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && SCR_EL3.EnTP2 == '0' then
                UNDEFINED;
            elseif SCR_EL3.EnTP2 == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TPIDR2_ELO;
        else
            UNDEFINED;
    
```

```

        X[t, 64] = TPIDR2_EL0;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = TPIDR2_EL0;

```

MSR TPIDR2_EL0, <Xt>

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.EnTP2 == '0' then
        UNDEFINED;
    elseif !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.EnTP2 == '0'
    then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.EnTP2 == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
        HFGWTR_EL2.nTPIDR2_EL0 == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif SCR_EL3.EnTP2 == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TPIDR2_EL0 = X[t, 64];
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.EnTP2 == '0' then
            UNDEFINED;
        elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.nTPIDR2_EL0 == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif SCR_EL3.EnTP2 == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TPIDR2_EL0 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.EnTP2 == '0' then
            UNDEFINED;
        elseif SCR_EL3.EnTP2 == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TPIDR2_EL0 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        TPIDR2_EL0 = X[t, 64];

```

A.5 AArch64 Generic Timer registers summary

The following summary table provides an overview of all Generic Timer registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-256: Generic Timer registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CNTFRQ_ELO	3	3	C14	C0	0	See individual bit resets.	64-bit	Counter-timer Frequency Register
CNTHCTL_EL2	3	4	C14	C1	0	See individual bit resets.	64-bit	Counter-timer Hypervisor Control Register
CNTHPS_CTL_EL2	3	4	C14	C5	1	See individual bit resets.	64-bit	Counter-timer Secure Physical Timer Control Register (EL2)
CNTHPS_CVAL_EL2	3	4	C14	C5	2	See individual bit resets.	64-bit	Counter-timer Secure Physical Timer CompareValue Register (EL2)
CNTHPS_TVAL_EL2	3	4	C14	C5	0	See individual bit resets.	64-bit	Counter-timer Secure Physical Timer TimerValue Register (EL2)
CNTHP_CTL_EL2	3	4	C14	C2	1	See individual bit resets.	64-bit	Counter-timer Hypervisor Physical Timer Control Register
CNTHP_CVAL_EL2	3	4	C14	C2	2	See individual bit resets.	64-bit	Counter-timer Physical Timer CompareValue Register (EL2)
CNTHP_TVAL_EL2	3	4	C14	C2	0	See individual bit resets.	64-bit	Counter-timer Physical Timer TimerValue Register (EL2)
CNTHVS_CTL_EL2	3	4	C14	C4	1	See individual bit resets.	64-bit	Counter-timer Secure Virtual Timer Control Register (EL2)
CNTHVS_CVAL_EL2	3	4	C14	C4	2	See individual bit resets.	64-bit	Counter-timer Secure Virtual Timer CompareValue Register (EL2)
CNTHVS_TVAL_EL2	3	4	C14	C4	0	See individual bit resets.	64-bit	Counter-timer Secure Virtual Timer TimerValue Register (EL2)
CNTHV_CTL_EL2	3	4	C14	C3	1	See individual bit resets.	64-bit	Counter-timer Virtual Timer Control Register (EL2)
CNTHV_CVAL_EL2	3	4	C14	C3	2	See individual bit resets.	64-bit	Counter-timer Virtual Timer CompareValue Register (EL2)
CNTHV_TVAL_EL2	3	4	C14	C3	0	See individual bit resets.	64-bit	Counter-timer Virtual Timer TimerValue Register (EL2)
CNTKCTL_EL1	3	0	C14	C1	0	See individual bit resets.	64-bit	Counter-timer Kernel Control Register
CNTPCTSS_ELO	3	3	C14	C0	5	See individual bit resets.	64-bit	Counter-timer Self-Synchronized Physical Count Register
CNTPCT_ELO	3	3	C14	C0	1	See individual bit resets.	64-bit	Counter-timer Physical Count Register
CNTPOFF_EL2	3	4	C14	C0	6	See individual bit resets.	64-bit	Counter-timer Physical Offset Register
CNTPS_CTL_EL1	3	7	C14	C2	1	See individual bit resets.	64-bit	Counter-timer Physical Secure Timer Control Register
CNTPS_CVAL_EL1	3	7	C14	C2	2	See individual bit resets.	64-bit	Counter-timer Physical Secure Timer CompareValue Register
CNTPS_TVAL_EL1	3	7	C14	C2	0	See individual bit resets.	64-bit	Counter-timer Physical Secure Timer TimerValue Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CNTP_CTL_ELO	3	3	C14	C2	1	See individual bit resets.	64-bit	Counter-timer Physical Timer Control Register
CNTP_CVAL_ELO	3	3	C14	C2	2	See individual bit resets.	64-bit	Counter-timer Physical Timer CompareValue Register
CNTP_TVAL_ELO	3	3	C14	C2	0	See individual bit resets.	64-bit	Counter-timer Physical Timer TimerValue Register
CNTVCTSS_ELO	3	3	C14	C0	6	See individual bit resets.	64-bit	Counter-timer Self-Synchronized Virtual Count Register
CNTVCT_ELO	3	3	C14	C0	2	See individual bit resets.	64-bit	Counter-timer Virtual Count Register
CNTVOFF_EL2	3	4	C14	C0	3	See individual bit resets.	64-bit	Counter-timer Virtual Offset Register
CNTV_CTL_ELO	3	3	C14	C3	1	See individual bit resets.	64-bit	Counter-timer Virtual Timer Control Register
CNTV_CVAL_ELO	3	3	C14	C3	2	See individual bit resets.	64-bit	Counter-timer Virtual Timer CompareValue Register
CNTV_TVAL_ELO	3	3	C14	C3	0	See individual bit resets.	64-bit	Counter-timer Virtual Timer TimerValue Register

A.6 AArch64 Identification registers summary

The following summary table provides an overview of all Identification registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-257: Identification registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CCSIDR_EL1	3	1	C0	C0	0	See individual bit resets.	64-bit	Current Cache Size ID Register
CLIDR_EL1	3	1	C0	C0	1	See individual bit resets.	64-bit	Cache Level ID Register
CSSELR_EL1	3	2	C0	C0	0	See individual bit resets.	64-bit	Cache Size Selection Register
CTR_ELO	3	3	C0	C0	1	See individual bit resets.	64-bit	Cache Type Register
DCZID_ELO	3	3	C0	C0	7	See individual bit resets.	64-bit	Data Cache Zero ID Register
GMID_EL1	3	1	C0	C0	4	See individual bit resets.	64-bit	Multiple tag transfer ID Register
ID_AA64AFR0_EL1	3	0	C0	C5	4	See individual bit resets.	64-bit	AArch64 Auxiliary Feature Register 0
ID_AA64AFR1_EL1	3	0	C0	C5	5	See individual bit resets.	64-bit	AArch64 Auxiliary Feature Register 1
ID_AA64DFR0_EL1	3	0	C0	C5	0	See individual bit resets.	64-bit	AArch64 Debug Feature Register 0
ID_AA64DFR1_EL1	3	0	C0	C5	1	See individual bit resets.	64-bit	AArch64 Debug Feature Register 1

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ID_AA64ISAR0_EL1	3	0	C0	C6	0	See individual bit resets.	64-bit	AArch64 Instruction Set Attribute Register 0
ID_AA64ISAR1_EL1	3	0	C0	C6	1	See individual bit resets.	64-bit	AArch64 Instruction Set Attribute Register 1
ID_AA64ISAR2_EL1	3	0	C0	C6	2	See individual bit resets.	64-bit	AArch64 Instruction Set Attribute Register 2
ID_AA64MMFR0_EL1	3	0	C0	C7	0	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 0
ID_AA64MMFR1_EL1	3	0	C0	C7	1	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 1
ID_AA64MMFR2_EL1	3	0	C0	C7	2	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 2
ID_AA64MMFR3_EL1	3	0	C0	C7	3	See individual bit resets.	64-bit	AArch64 Memory Model Feature Register 3
ID_AA64PFR0_EL1	3	0	C0	C4	0	See individual bit resets.	64-bit	AArch64 Processor Feature Register 0
ID_AA64PFR1_EL1	3	0	C0	C4	1	See individual bit resets.	64-bit	AArch64 Processor Feature Register 1
ID_AA64PFR2_EL1	3	0	C0	C4	2	See individual bit resets.	64-bit	AArch64 Processor Feature Register 2
ID_AA64SMFR0_EL1	3	0	C0	C4	5	See individual bit resets.	64-bit	SME Feature ID Register 0
ID_AA64ZFR0_EL1	3	0	C0	C4	4	See individual bit resets.	64-bit	SVE Feature ID Register 0
ID_AFR0_EL1	3	0	C0	C1	3	See individual bit resets.	64-bit	AArch32 Auxiliary Feature Register 0
ID_DFR0_EL1	3	0	C0	C1	2	See individual bit resets.	64-bit	AArch32 Debug Feature Register 0
ID_DFR1_EL1	3	0	C0	C3	5	See individual bit resets.	64-bit	Debug Feature Register 1
ID_ISAR0_EL1	3	0	C0	C2	0	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 0
ID_ISAR1_EL1	3	0	C0	C2	1	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 1
ID_ISAR2_EL1	3	0	C0	C2	2	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 2
ID_ISAR3_EL1	3	0	C0	C2	3	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 3
ID_ISAR4_EL1	3	0	C0	C2	4	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 4
ID_ISAR5_EL1	3	0	C0	C2	5	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 5
ID_ISAR6_EL1	3	0	C0	C2	7	See individual bit resets.	64-bit	AArch32 Instruction Set Attribute Register 6
ID_MMFR0_EL1	3	0	C0	C1	4	See individual bit resets.	64-bit	AArch32 Memory Model Feature Register 0
ID_MMFR1_EL1	3	0	C0	C1	5	See individual bit resets.	64-bit	AArch32 Memory Model Feature Register 1
ID_MMFR2_EL1	3	0	C0	C1	6	See individual bit resets.	64-bit	AArch32 Memory Model Feature Register 2
ID_MMFR3_EL1	3	0	C0	C1	7	See individual bit resets.	64-bit	AArch32 Memory Model Feature Register 3
ID_MMFR4_EL1	3	0	C0	C2	6	See individual bit resets.	64-bit	AArch32 Memory Model Feature Register 4
ID_MMFR5_EL1	3	0	C0	C3	6	See individual bit resets.	64-bit	AArch32 Memory Model Feature Register 5
ID_PFR0_EL1	3	0	C0	C1	0	See individual bit resets.	64-bit	AArch32 Processor Feature Register 0
ID_PFR1_EL1	3	0	C0	C1	1	See individual bit resets.	64-bit	AArch32 Processor Feature Register 1
ID_PFR2_EL1	3	0	C0	C3	4	See individual bit resets.	64-bit	AArch32 Processor Feature Register 2
MIDR_EL1	3	0	C0	C0	0	See individual bit resets.	64-bit	Main ID Register
MPAMIDR_EL1	3	0	C10	C4	4	See individual bit resets.	64-bit	MPAM ID Register (EL1)
MPIDR_EL1	3	0	C0	C0	5	See individual bit resets.	64-bit	Multiprocessor Affinity Register
MVFR0_EL1	3	0	C0	C3	0	See individual bit resets.	64-bit	AArch32 Media and VFP Feature Register 0
MVFR1_EL1	3	0	C0	C3	1	See individual bit resets.	64-bit	AArch32 Media and VFP Feature Register 1
MVFR2_EL1	3	0	C0	C3	2	See individual bit resets.	64-bit	AArch32 Media and VFP Feature Register 2
REVIDR_EL1	3	0	C0	C0	6	See individual bit resets.	64-bit	Revision ID Register
SMIDR_EL1	3	1	C0	C0	6	See individual bit resets.	64-bit	Streaming Mode Identification Register
VMPIDR_EL2	3	4	C0	C0	5	See individual bit resets.	64-bit	Virtualization Multiprocessor ID Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
VPIDR_EL2	3	4	C0	C0	0	See individual bit resets.	64-bit	Virtualization Processor ID Register

A.6.1 CCSIDR_EL1, Current Cache Size ID Register

Provides information about the architecture of the currently selected cache.

Configurations

The implementation includes one CCSIDR_EL1 for each cache that it can access. AArch64-CSSELR_EL1 selects which Cache Size ID Register is accessible.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Where the reset reads xxxx, see individual bits.

Bit descriptions



The parameters NumSets, Associativity, and LineSize in these registers define the architecturally visible parameters that are required for the cache maintenance by Set/Way instructions. They are not guaranteed to represent the actual microarchitectural features of a design. You cannot make any inference about the actual sizes of caches based on these parameters.

Figure A-101: AARCH64_CCSIDR_EL1 bit assignments




Table A-258: CCSIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0
[55:32]	NumSets	(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.	24 {x}
[31:24]	RES0	Reserved	RES0
[23:3]	Associativity	(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.	21 {x}
[2:0]	LineSize	(Log ₂ (Number of bytes in cache line)) - 4. For example: <ul style="list-style-type: none">For a line length of 16 bytes: Log₂(16) = 4, LineSize entry = 0. This is the minimum line length.For a line length of 32 bytes: Log₂(32) = 5, LineSize entry = 1. Note: The C++ 17 specification has two defined parameters relating to the granularity of memory that does not interfere. For generic software and tools, Arm will set the hardware_destructive_interference_size parameter to 256 bytes and the hardware_constructive_interference_size parameter to 64 bytes. When FEAT_MTE2 is implemented, where a cache only holds Allocation tags, this field is RES0 .	xxx

Access

If AArch64-CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then on a read of the CCSIDR_EL1 the behavior is **CONSTRAINED UNPREDICTABLE**, and can be one of the following:

- The CCSIDR_EL1 read is treated as NOP.
- The CCSIDR_EL1 read is UNDEFINED. If FEAT_IDST is implemented, this is permitted to be reported with EC code 0x18.
- The CCSIDR_EL1 read returns an **UNKNOWN** value.

MRS <Xt>, CCSIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b000

Accessibility

If AArch64-CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then on a read of the CCSIDR_EL1 the behavior is **CONSTRAINED UNPREDICTABLE**, and can be one of the following:

- The CCSIDR_EL1 read is treated as NOP.
- The CCSIDR_EL1 read is UNDEFINED. If FEAT_IDST is implemented, this is permitted to be reported with EC code 0x18.
- The CCSIDR_EL1 read returns an UNKNOWN value.

MRS <Xt>, CCSIDR_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CCSIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CCSIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = CCSIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = CCSIDR_EL1;

```

A.6.2 CLIDR_EL1, Cache Level ID Register

Identifies the type of cache, or caches, that are implemented at each level and can be managed using the architected cache maintenance instructions that operate by set/way, up to a maximum of seven levels. Also identifies the Level of Coherence (LoC) and Level of Unification (LoU) for the cache hierarchy.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions


Reset value

xxxx	xxxx	xxxx	xxxx	x000	0000	0xxx	xxxx	xx00	0xxx	0000	0000	0000	000x	xx10	0011
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-102: AARCH64_CLIDR_EL1 bit assignments**Table A-260: CLIDR_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:47]	RES0	Reserved	RES0
[46:45]	Ttype7	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[44:43]	Ttype6	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[42:41]	Ttype5	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00
[40:39]	Ttype4	Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. 0b00 No Tag Cache.	0b00

Bits	Name	Description	Reset
[38:37]	Ttype3	<p>Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</p> <p>0b00</p> <p>No Tag Cache. This value is reported if the DSU is configured without an L3 cache or if MTE is disabled.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported if the DSU is configured with an L3 cache and MTE is enabled.</p>	The reset values can be the following: 0b00, 0b10, respectively to the value.
[36:35]	Ttype2	<p>Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported if MTE is enabled.</p> <p>This value applies when MTE.</p> <p>0b00</p> <p>No Tag Cache. This value is reported if MTE is disabled.</p> <p>This value applies when !MTE.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported if MTE is enabled.</p> <p>This value applies when !MTE.</p>	The reset values can be the following: 0b10, 0b00, 0b10, respectively to the value.
[34:33]	Ttype1	<p>Tag cache type. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported MTE is enabled.</p> <p>This value applies when MTE.</p> <p>0b00</p> <p>No Tag Cache. This value is reported if MTE is disabled.</p> <p>This value applies when !MTE.</p> <p>0b10</p> <p>Unified Allocation Tag and Data cache, Allocation Tags and Data in unified lines. This value is reported MTE is enabled.</p> <p>This value applies when !MTE.</p>	The reset values can be the following: 0b10, 0b00, 0b10, respectively to the value.

Bits	Name	Description	Reset
[32:30]	ICB	<p>Inner cache boundary. This field indicates the boundary for caching Inner Cacheable memory regions.</p> <p>0b010 L2 cache is the highest Inner Cacheable level.</p> <p>0b011 L3 cache is the highest Inner Cacheable level.</p>	The reset values can be the following: 0b010, 0b011, respective to the value.
[29:27]	LoUU	<p>Level of Unification Uniprocessor for the cache hierarchy.</p> <p>For a description of the values of this field, see Terminology for Clean, Invalidate, and Clean and Invalidate instructions.</p> <p>Note: This field does not describe the requirements for instruction cache invalidation. See AArch64-CTR_ELO.DIC.</p> <p>Note: When FEAT_S2FWB is implemented, the architecture requires that this field is zero so that no levels of data cache need to be cleaned in order to manage coherency with instruction fetches.</p> <p>0b000</p>	0b000
[26:24]	LoC	<p>Level of Coherence for the cache hierarchy.</p> <p>For a description of the values of this field, see Terminology for Clean, Invalidate, and Clean and Invalidate instructions.</p> <p>0b010..0b011</p>	xxx
[23:21]	LoUIS	<p>Level of Unification Inner Shareable for the cache hierarchy.</p> <p>For a description of the values of this field, see Terminology for Clean, Invalidate, and Clean and Invalidate instructions.</p> <p>Note: This field does not describe the requirements for instruction cache invalidation. See AArch64-CTR_ELO.DIC.</p> <p>Note: When FEAT_S2FWB is implemented, the architecture requires that this field is zero so that no levels of data cache need to be cleaned in order to manage coherency with instruction fetches.</p> <p>0b000</p>	0b000

Bits	Name	Description	Reset
[20:18]	Ctype7	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000
[17:15]	Ctype6	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000
[14:12]	Ctype5	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000
[11:9]	Ctype4	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b000

Bits	Name	Description	Reset
[8:6]	Ctype3	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b000 No cache.</p> <p>0b100 Unified cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	The reset values can be the following: 0b000, 0b100, respectively to the value.
[5:3]	Ctype2	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b100 Unified cache.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b100
[2:0]	Ctype1	<p>Cache Type fields. Indicate the type of cache that is implemented and can be managed using the architected cache maintenance instructions that operate by set/way at each level, from Level 1 up to a maximum of seven levels of cache hierarchy. Possible values of each field are:</p> <p>0b011 Separate instruction and data caches.</p> <p>All other values are reserved.</p> <p>If software reads the Cache Type fields from Ctype1 upwards, once it has seen a value of 000, no caches that can be managed using the architected cache maintenance instructions that operate by set/way exist at further-out levels of the hierarchy. So, for example, if Ctype3 is the first Cache Type field with a value of 000, the values of Ctype4 to Ctype7 must be ignored.</p>	0b011

Access

MRS <Xt>, CLIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b001

Accessibility

MRS <Xt>, CLIDR_EL1

```
if PSTATE.EL == EL0 then
```

```
if EL2Enabled() && HCR_EL2.TGE == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
else
    AArch64.SystemAccessTrap(EL1, 0x18);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CLIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CLIDR_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = CLIDR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CLIDR_EL1;
```

A.6.3 CSSELR_EL1, Cache Size Selection Register

Selects the current Cache Size ID Register, AArch64-CCSIDR_EL1, by specifying the required cache level and the cache type (either instruction or data cache).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-103: AARCH64_CSSELR_EL1 bit assignments




Table A-262: CSSELR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:5]	RES0	Reserved	RES0
[4]	TnD	Allocation Tag not Data bit. 0b0 Data, Instruction or Unified cache. When CSSELR_EL1.InD == 1, this bit is RES0. If CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR_EL1 is UNKNOWN .	x
[3]	RES0	Reserved	RES0
[2:1]	Level	Cache level of required cache. 0b00 Level 1 cache. 0b01 Level 2 cache. 0b10 Level 3 cache. All other values are reserved. If CSSELR_EL1.Level is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR_EL1 is UNKNOWN .	xx
[0]	InD	Instruction not Data bit. 0b0 Data or unified cache. 0b1 Instruction cache. If CSSELR_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then a read of CSSELR_EL1 is CONSTRAINED UNPREDICTABLE, and returns UNKNOWN values for CSSELR_EL1.{Level, InD}.	x

Access

MRS <Xt>, CSSELR_EL1

op0	op1	CRn	CRm	op2
0b11	0b010	0b0000	0b0000	0b000

MSR CSSELR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b010	0b0000	0b0000	0b000

Accessibility

MRS <Xt>, CSSELR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CSSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CSSELR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = CSSELR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = CSSELR_EL1;

```

MSR CSSELR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.CSSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        CSSELR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    CSSELR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    CSSELR_EL1 = X[t, 64];

```

A.6.4 CTR_EL0, Cache Type Register

Provides information about the architecture of the caches.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-104: AARCH64_CTR_ELO bit assignments




Table A-265: CTR_ELO bit descriptions

Bits	Name	Description	Reset
[63:38]	RES0	Reserved	RES0
[37:32]	TminLine	Tag minimum Line. Log ₂ of the number of words covered by Allocation Tags in the smallest cache line of all caches which can contain Allocation tags that are controlled by the PE. Note: <ul style="list-style-type: none">For an implementation with cache lines containing 64 bytes of data and 4 Allocation Tags, this will be log₂(64/4) = 4.For an implementation with Allocations Tags in separate cache lines of 128 Allocation Tags per line, this will be log₂(128*16/4) = 9. 0b000100	6{x}
[31]	RES1	Reserved	RES1
[30]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[29]	DIC	Instruction cache invalidation requirements for data to instruction coherence. 0b0 Instruction cache invalidation to the Point of Unification is required for data to instruction coherence.	x
[28]	IDC	Data cache clean requirements for instruction to data coherence. The meaning of this bit is: 0b1 Data cache clean to the Point of Unification is not required for instruction to data coherence.	x
[27:24]	CWG	Cache writeback granule. \log_2 of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified. A value of 0b0000 indicates that this register does not provide Cache writeback granule information and either: <ul style="list-style-type: none"> The architectural maximum of 512 words (2KB) must be assumed. The Cache writeback granule can be determined from maximum cache line size encoded in the Cache Size ID Registers. Values greater than 0b1001 are reserved. Arm recommends that an implementation that does not support cache write-back implements this field as 0b0001. This applies, for example, to an implementation that supports only write-through caches. 0b0100 64 bytes.	xxxx
[23:20]	ERG	Exclusives reservation granule. \log_2 of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions. The use of the value 0b0000 is deprecated. The value 0b0001 and values greater than 0b1001 are reserved. 0b0100 64 bytes.	xxxx
[19:16]	DminLine	\log_2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE. 0b0100 64 bytes.	xxxx
[15:14]	L1Ip	Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are: 0b11 Physical Index, Physical Tag (PIPT).	xx
[13:4]	RES0	Reserved	RES0
[3:0]	IminLine	\log_2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE. 0b0100 64 bytes.	xxxx

Access

MRS <Xt>, CTR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b0000	0b0000	0b001

Accessibility

MRS <Xt>, CTR_EL0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.UCT == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && HCR_EL2.TID2 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
HFGTR_EL2.CTR_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.UCT == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = CTR_EL0;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TID2 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.CTR_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = CTR_EL0;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = CTR_EL0;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = CTR_EL0;

```

A.6.5 DCZID_EL0, Data Cache Zero ID Register

Indicates the block size that is written with byte values of 0 by the DC ZVA (Data Cache Zero by Address) System instruction.

If FEAT_MTE is implemented, this register also indicates the granularity at which the DC GVA and DC GZVA instructions write.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-105: AARCH64_DCZID_ELO bit assignments




Table A-267: DCZID_ELO bit descriptions

Bits	Name	Description	Reset
[63:5]	RES0	Reserved	RES0
[4]	DZP	Data Zero Prohibited. This field indicates whether use of DC ZVA instructions is permitted or prohibited. If FEAT_MTE is implemented, this field also indicates whether use of the DC GVA and DC GZVA instructions are permitted or prohibited. 0b0 Instructions are permitted. 0b1 Instructions are prohibited. The value read from this field is governed by the access state and the values of the AArch64-HCR_EL2.TDZ and AArch64-SCTLR_EL1.DZE bits.	0b0
[3:0]	BS	Log ₂ of the block size in words. The maximum size supported is 2KB, indicated by value 0b1001. If FEAT_MTE2 is implemented, the minimum size supported is 16 bytes, indicated by value 0b0010. 0b0100 64 bytes.	0b0100

Access

MRS <Xt>, DCZID_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, DCZID_ELO

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
        HFGTR_EL2.DCZID_ELO == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = DCZID_ELO;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.DCZID_ELO == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = DCZID_ELO;
elseif PSTATE.EL == EL2 then
    X[t, 64] = DCZID_ELO;
elseif PSTATE.EL == EL3 then
    X[t, 64] = DCZID_ELO;
```

A.6.6 GMID_EL1, Multiple tag transfer ID Register

Indicates the block size that is accessed by the LDGM and STGM System instructions.

Configurations

This register is present only when FEAT_MTE2 is implemented. Otherwise, direct accesses to GMID_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-106: AARCH64_GMID_EL1 bit assignments




Table A-269: GMID_EL1 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0
[3:0]	BS	Log ₂ of the block size in words. The minimum supported size is 16B (value == 2) and the maximum is 256B (value == 6). 0b0100 64 bytes.	0b0100

Access

MRS <Xt>, GMID_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b100

Accessibility

MRS <Xt>, GMID_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID5 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = GMID_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = GMID_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = GMID_EL1;
```

A.6.7 ID_AA64AFR0_EL1, AArch64 Auxiliary Feature Register 0

Provides information about the **IMPLEMENTATION DEFINED** features of the PE in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-107: AARCH64_ID_AA64AFR0_EL1 bit assignments




Table A-271: ID_AA64AFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64AFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b100

Accessibility

MRS <Xt>, ID_AA64AFR0_EL1

```
if PSTATE.EL == EL0 then
```

```
if EL2Enabled() && HCR_EL2.TGE == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
else
    AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64AFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64AFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64AFR0_EL1;
```

A.6.8 ID_AA64AFR1_EL1, AArch64 Auxiliary Feature Register 1

Reserved for future expansion of information about the **IMPLEMENTATION DEFINED** features of the PE in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-108: AARCH64_ID_AA64AFR1_EL1 bit assignments




Table A-273: ID_AA64AFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64AFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b101

Accessibility

MRS <Xt>, ID_AA64AFR1_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64AFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64AFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64AFR1_EL1;
```

A.6.9 ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0

Provides top-level information about the debug system in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

The external register ext-EDDFR gives information from this register.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions


Reset value

0001	xxxx	0000	1111	0001	0001	1111	xxxx	0001	xxxx	0011	xxxx	0101	1000	0001	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-109: AARCH64_ID_AA64DFR0_EL1 bit assignments**Table A-275: ID_AA64DFR0_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:60]	HPMN0	Zero PMU event counters for a Guest operating system. Defined values are: 0b0001 Setting AArch64-MDCR_EL2.HPMN to zero has defined behavior.	0b0001
[59:56]	RES0	Reserved	RES0
[55:52]	BRBE	Branch Record Buffer Extension. Defined values are: 0b0000 Branch Record Buffer Extension not implemented.	0b0000
[51:48]	MTPMU	Multi-threaded PMU extension. Defined values are: 0b1111 FEAT_MTPMU not implemented. If FEAT_PMUv3 is implemented, AArch64-PMEVTYPER<n>_EL0.MT and AArch32-PMEVTYPER<n>.MT are RES0.	0b1111

Bits	Name	Description	Reset
[47:44]	TraceBuffer	Trace Buffer Extension. Defined values are: 0b0001 Trace Buffer Extension implemented.	0b0001
[43:40]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. Defined values are: 0b0001 Armv8.4 Self-hosted Trace Extension implemented.	0b0001
[39:36]	DoubleLock	OS Double Lock implemented. Defined values are: 0b1111 OS Double Lock not implemented. AArch64-OSDLR_EL1 is RAZ/WI .	0b1111
[35:32]	PMSVer	Statistical Profiling Extension version. Defined values are: 0b0100 As 0b0011, and adds: <ul style="list-style-type: none"> If FEAT_MOPS is implemented, Operation Type packet encodings for Memory Copy and Set operations. If FEAT_MTE is implemented, Operation Type packet encodings for loads and stores of Allocation Tags. This value applies when SPE. 0b0000 Statistical Profiling Extension not implemented. This value applies when !SPE.	The reset values can be the following: 0b0100, 0b0000, respective to the value.
[31:28]	CTX_CMPs	Number of context-aware breakpoints, minus 1. 0b0001 Two context-aware breakpoints are included	0b0001
[27:24]	RES0	Reserved	RES0
[23:20]	WRPs	Number of watchpoints, minus 1. 0b0011 Four watchpoints	0b0011
[19:16]	RES0	Reserved	RES0
[15:12]	BRPs	Number of breakpoints, minus 1. 0b0101 Six breakpoints	0b0101

Bits	Name	Description	Reset
[11:8]	PMUVer	<p>Performance Monitors Extension version.</p> <p>This field does not follow the standard ID scheme, but uses the alternative ID scheme described in <i>Alternative ID scheme used for the Performance Monitors Extension version</i> in the Arm® Architecture Reference Manual for A-profile architecture</p> <p>Defined values are:</p> <p>0b1000</p> <p>PMUv3 for Armv8.8. As 0b0111, and:</p> <ul style="list-style-type: none"> Extends the Common event number space to include 0x0040 to 0x00BF and 0x4040 to 0x40BF. Removes the CONSTRAINED UNPREDICTABLE behaviors if a reserved or unimplemented PMU event number is selected. 	0b1000
[7:4]	TraceVer	<p>Trace support. Indicates whether System register interface to a trace unit is implemented. Defined values are:</p> <p>0b0001</p> <p>Trace unit System registers implemented.</p>	0b0001
[3:0]	DebugVer	<p>Debug architecture version. Indicates presence of Armv8 debug architecture. Defined values are:</p> <p>0b1010</p> <p>Armv8.8 debug architecture, FEAT_Debugv8p8.</p> <p>0b1011</p> <p>Armv8.9 debug architecture, FEAT_Debugv8p9.</p>	The reset values can be the following: 0b1010, 0b1011, respective to the value.

Access

MRS <Xt>, ID_AA64DFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b000

Accessibility

MRS <Xt>, ID_AA64DFR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64DFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64DFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64DFR0_EL1;

```

A.6.10 ID_AA64DFR1_EL1, AArch64 Debug Feature Register 1

Provides top-level information about the debug system in AArch64.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-110: AARCH64_ID_AA64DFR1_EL1 bit assignments




Table A-277: ID_AA64DFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[55:52]	DPFZS	Behavior of the cycle counter when event counting is frozen by a Statistical Profiling management event. Defined values are: 0b0001 The cycle counter AArch64-PMCCNTR_ELO does not count when AArch64-PMCR_ELO.DP is 1 and counting by event counters accessible to EL1 is frozen by the AArch64-PMCR_ELO.FZS mechanism. This value applies when SPE. 0b0000 The cycle counter AArch64-PMCCNTR_ELO is never affected by AArch64-PMCR_ELO.FZS. This value applies when !SPE.	The reset values can be the following: 0b0001, 0b0000, respective to the value.
[51:32]	RES0	Reserved	RES0
[31:24]	CTX_CMPs	Context-aware breakpoints. Defined values are:	8 {x}
[23:16]	WRPs	Watchpoints. Defined values are:	8 {x}
[15:8]	BRPs	Breakpoints. Defined values are:	8 {x}
[7:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64DFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0101	0b001

Accessibility

MRS <Xt>, ID_AA64DFR1_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64DFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64DFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64DFR1_EL1;

```

A.6.11 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0

Provides information about the instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

RO

Reset value

0000	0010	0010	0001	0001	xxxx	xxxx	xxxx	0001	0000	0010	0001	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-111: AARCH64_ID_AA64ISAR0_EL1 bit assignments




Table A-279: ID_AA64ISAR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	RNDR	Indicates support for Random Number instructions in AArch64 state. When FEAT_RNG_TRAP is implemented, the value returned by a direct read of ID_AA64ISAR0_EL1.RNDR is further controlled by the value of AArch64-SCR_EL3.TRNDR. Defined values are: 0b0000 No Random Number instructions are implemented.	0b0000

Bits	Name	Description	Reset
[59:56]	TLB	Indicates support for Outer Shareable and TLB range maintenance instructions. Defined values are: 0b0010 Outer Shareable and TLB range maintenance instructions are implemented.	0b0010
[55:52]	TS	Indicates support for flag manipulation instructions. Defined values are: 0b0010 CFINV, RMIF, SETF16, SETF8, AXFLAG, and XAFLAG instructions are implemented.	0b0010
[51:48]	FHM	Indicates support for FMLAL and FMLSL instructions. Defined values are: 0b0001 FMLAL and FMLSL instructions are implemented.	0b0001
[47:44]	DP	Indicates support for Dot Product instructions in AArch64 state. Defined values are: 0b0001 UDOT and SDOT instructions implemented.	0b0001
[43:40]	SM4	Indicates support for SM4 instructions in AArch64 state. Defined values are: 0b0001 SM4E and SM4EKEY instructions implemented. This value applies when CRYPTO. 0b0000 No SM4 instructions implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0001, 0b0000, respective to the value.
[39:36]	SM3	Indicates support for SM3 instructions in AArch64 state. Defined values are: 0b0001 SM3SS1, SM3TT1A, SM3TT1B, SM3TT2A, SM3TT2B, SM3PARTW1, and SM3PARTW2 instructions implemented. This value applies when CRYPTO. 0b0000 No SM3 instructions implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0001, 0b0000, respective to the value.
[35:32]	SHA3	Indicates support for SHA3 instructions in AArch64 state. Defined values are: 0b0001 EOR3, RAX1, XAR, and BCAX instructions implemented. This value applies when CRYPTO. 0b0000 No SHA3 instructions implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0001, 0b0000, respective to the value.

Bits	Name	Description	Reset
[31:28]	RDM	Indicates support for SQRDMLAH and SQRDMLSH instructions in AArch64 state. Defined values are: 0b0001 SQRDMLAH and SQRDMLSH instructions implemented.	0b0001
[27:24]	TME	Indicates support for TME instructions. Defined values are: 0b0000 TME instructions are not implemented. Access to this field is: RO	0b0000
[23:20]	Atomic	Indicates support for Atomic instructions in AArch64 state. Defined values are: 0b0010 LDADD, LDCLR, LDEOR, LDSET, LDSMAX, LDSMIN, LDUMAX, LDUMIN, CAS, CASP, and SWP instructions implemented.	0b0010
[19:16]	CRC32	Indicates support for CRC32 instructions in AArch64 state. Defined values are: 0b0001 CRC32B, CRC32H, CRC32W, CRC32X, CRC32CB, CRC32CH, CRC32CW, and CRC32CX instructions are implemented.	0b0001
[15:12]	SHA2	Indicates support for SHA2 instructions in AArch64 state. Defined values are: 0b0010 Implements instructions: <ul style="list-style-type: none"> SHA256H, SHA256H2, SHA256SU0, and SHA256SU1. SHA512H, SHA512H2, SHA512SU0, and SHA512SU1. This value applies when CRYPTO. 0b0000 No SHA2 instructions implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0010, 0b0000, respective to the value.
[11:8]	SHA1	Indicates support for SHA1 instructions in AArch64 state. Defined values are: 0b0001 SHA1C, SHA1P, SHA1M, SHA1H, SHA1SU0, and SHA1SU1 instructions implemented. This value applies when CRYPTO. 0b0000 No SHA1 instructions implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0001, 0b0000, respective to the value.

Bits	Name	Description	Reset
[7:4]	AES	Indicates support for AES instructions in AArch64 state. Defined values are: 0b0010 As for 0b0001, plus PMULL and PMULL2 instructions operating on 64-bit source elements. This value applies when CRYPTO. 0b0000 No AES instructions implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0010, 0b0000, respective to the value.
[3:0]	RES0	Reserved	RES0

Access

MRS <Xt>, ID_AA64ISAR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b000

Accessibility

MRS <Xt>, ID_AA64ISAR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ISAR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ISAR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR0_EL1;

```

A.6.12 ID_AA64ISAR1_EL1, AArch64 Instruction Set Attribute Register 1

Provides information about the features and instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions


Reset value

```

0000 0001 0001 0001 0001 0010 0001 0001 0000 0000 0011 0001 0001 0000 0000
0010

```

Bit descriptions

Figure A-112: AARCH64_ID_AA64ISAR1_EL1 bit assignments**Table A-281: ID_AA64ISAR1_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:60]	LS64	Indicates support for LD64B and ST64B* instructions, and the AArch64-ACCDATA_EL1 register. Defined values of this field are: 0b0000 The LD64B, ST64B, ST64BV, and ST64BV0 instructions, the AArch64-ACCDATA_EL1 register, and associated traps are not supported.	0b0000
[59:56]	XS	Indicates support for the XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the AArch64-HCRX_EL2.{FGTnXS, FnXS} fields in AArch64 state. Defined values are: 0b0001 The XS attribute, the TLBI and DSB instructions with the nXS qualifier, and the AArch64-HCRX_EL2.{FGTnXS, FnXS} fields are supported.	0b0001
[55:52]	I8MM	Indicates support for Advanced SIMD and Floating-point Int8 matrix multiplication instructions in AArch64 state. Defined values are: 0b0001 SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.	0b0001
[51:48]	DGH	Indicates support for the Data Gathering Hint instruction. Defined values are: 0b0001 Data Gathering Hint is implemented.	0b0001

Bits	Name	Description	Reset
[47:44]	BF16	Indicates support for Advanced SIMD and Floating-point BFloat16 instructions in AArch64 state. Defined values are: 0b0001 BFCVT, BFCVTN, BFCVTN2, BFDOT, BFMLALB, BFMLALT, and BFMMLA instructions are implemented.	0b0001
[43:40]	SPECRES	Indicates support for prediction invalidation instructions in AArch64 state. Defined values are: 0b0010 As 0b0001, and COSP RCTX instruction is implemented.	0b0010
[39:36]	SB	Indicates support for SB instruction in AArch64 state. Defined values are: 0b0001 SB instruction is implemented.	0b0001
[35:32]	FRINTTS	Indicates support for the FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented. Defined values are: 0b0001 FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented.	0b0001
[31:28]	GPI	Indicates support for an IMPLEMENTATION DEFINED algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are: 0b0000 Generic Authentication using an IMPLEMENTATION DEFINED algorithm is not implemented.	0b0000
[27:24]	GPA	Indicates whether the QARMA5 algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are: 0b0000 Generic Authentication using the QARMA5 algorithm is not implemented.	0b0000
[23:20]	LRCPC	Indicates support for weaker release consistency, RCpc, based model. Defined values are: 0b0011 As 0b0010, and the post-index LDAPR, LDIAPP, STILP, and pre-index STLR instructions are implemented. If Advanced SIMD and floating-point is implemented, then the LDAPUR (SIMD&FP), LDAP1 (SIMD&FP), STLUR (SIMD&FP), and STL1 (SIMD&FP) instructions are implemented in Advanced SIMD and floating-point.	0b0011
[19:16]	FCMA	Indicates support for complex number addition and multiplication, where numbers are stored in vectors. Defined values are: 0b0001 The FCMLA and FCADD instructions are implemented.	0b0001
[15:12]	JSCVT	Indicates support for JavaScript conversion from double precision floating point values to integers in AArch64 state. Defined values are: 0b0001 The FJCVTZS instruction is implemented.	0b0001
[11:8]	API	Indicates whether an IMPLEMENTATION DEFINED algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are: 0b0000 Address Authentication using an IMPLEMENTATION DEFINED algorithm is not implemented.	0b0000

Bits	Name	Description	Reset
[7:4]	APA	Indicates whether the QARMA5 algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the <code>PACGA</code> instruction. Defined values are: 0b0000 Address Authentication using the QARMA5 algorithm is not implemented.	0b0000
[3:0]	DPB	Data Persistence writeback. Indicates support for the DC CVAP and DC CVADP instructions in AArch64 state. Defined values are: 0b0010 DC CVAP and DC CVADP supported.	0b0010

Access

MRS <Xt>, ID_AA64ISAR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b001

Accessibility

MRS <Xt>, ID_AA64ISAR1_EL1


```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64ISAR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64ISAR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64ISAR1_EL1;
```

A.6.13 ID_AA64ISAR2_EL1, AArch64 Instruction Set Attribute Register 2

Provides information about the features and instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, RES0 from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0001	0001	0001	0101	0001	0000	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-113: AARCH64_ID_AA64ISAR2_EL1 bit assignments




Table A-283: ID_AA64ISAR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:52]	RES0	Reserved	RES0
[51:48]	RPRFM	RPRFM hint instruction. Defined values are: 0b0000 RPRFM hint instruction is not implemented and is treated as a NOP . 0b0001 RPRFM hint instruction is implemented.	The reset values can be the following: 0b0000, 0b0001, respective to the value.
[47:32]	RES0	Reserved	RES0
[31:28]	CLRBHB	Indicates support for the CLRBHB instruction in AArch64 state. Defined values are: 0b0001 CLRBHB instruction is implemented.	0b0001

Bits	Name	Description	Reset
[27:24]	PAC_frac	Indicates whether the ConstPACField() function used as part of the PAC addition returns FALSE or TRUE. 0b0001 ConstPACField() returns TRUE.	0b0001
[23:20]	BC	Indicates support for the BC instruction in AArch64 state. Defined values are: 0b0001 BC instruction is implemented.	0b0001
[19:16]	MOPS	Indicates support for the Memory Copy and Memory Set instructions in AArch64 state. 0b0001 The Memory Copy and Memory Set instructions are implemented in AArch64 state with the following exception. If FEAT_MTE is implemented, then SETGP*, SETGM* and SETGE* instructions are also supported.	0b0001
[15:12]	APA3	Indicates whether the QARMA3 algorithm is implemented in the PE for address authentication in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are: 0b0101 Address Authentication using the QARMA3 algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.	0b0101
[11:8]	GPA3	Indicates whether the QARMA3 algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are: 0b0001 Generic Authentication using the QARMA3 algorithm is implemented. This includes the PACGA instruction.	0b0001
[7:4]	RPRES	Indicates support for 12 bits of mantissa in reciprocal and reciprocal square root instructions in AArch64 state, when AArch64-FPCR.AH is 1. Defined values are: 0b0000 Reciprocal and reciprocal square root estimates give 8 bits of mantissa, when AArch64-FPCR.AH is 1.	0b0000
[3:0]	WFXT	Indicates support for the WFET and WFIT instructions in AArch64 state. Defined values are: 0b0010 WFET and WFIT are supported, and the register number is reported in the ESR_ELx on exceptions.	0b0010

Access

MRS <Xt>, ID_AA64ISAR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b010

Accessibility

MRS <Xt>, ID_AA64ISAR2_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then

```

```
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TID3 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = ID_AA64ISAR2_EL1;
        elsif PSTATE.EL == EL2 then
            X[t, 64] = ID_AA64ISAR2_EL1;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = ID_AA64ISAR2_EL1;
```

A.6.14 ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

0010	0001	xxxx	xxxx	0000	0010	0010	0010	0000	0000	0001	0000	0001	0001	0010	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-114: AARCH64_ID_AA64MMFR0_EL1 bit assignments




Table A-285: ID_AA64MMFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	ECV	Indicates presence of Enhanced Counter Virtualization. Defined values are: 0b0010 As 0b0001, and also includes support for AArch64-CNTHCTL_EL2.ECV and AArch64-CNTPOFF_EL2.	0b0010
[59:56]	FGT	Indicates presence of the Fine-Grained Trap controls. Defined values are: 0b0001 Fine-grained trap controls are implemented. Supports: <ul style="list-style-type: none"> If EL2 is implemented, the AArch64-HAFGRTR_EL2, AArch64-HDFGRTR_EL2, AArch64-HDFGWTR_EL2, AArch64-HFGRTR_EL2, AArch64-HFGITR_EL2 and AArch64-HFGWTR_EL2 registers, and their associated traps. If EL2 is implemented, AArch64-MDCR_EL2.TDCC. If EL3 is implemented, AArch64-MDCR_EL3.TDCC. If both EL2 and EL3 are implemented, AArch64-SCR_EL3.FGTEn. 	0b0001
[55:48]	RES0	Reserved	RES0
[47:44]	ExS	Indicates support for disabling context synchronizing exception entry and exit. Defined values are: 0b0000 All exception entries and exits are context synchronization events.	0b0000
[43:40]	TGran4_2	Indicates support for 4KB memory granule size at stage 2. Defined values are: 0b0010 4KB granule supported at stage 2.	0b0010
[39:36]	TGran64_2	Indicates support for 64KB memory granule size at stage 2. Defined values are: 0b0010 64KB granule supported at stage 2.	0b0010
[35:32]	TGran16_2	Indicates support for 16KB memory granule size at stage 2. Defined values are: 0b0010 16KB granule supported at stage 2.	0b0010
[31:28]	TGran4	Indicates support for 4KB memory translation granule size. Defined values are: 0b0000 4KB granule supported.	0b0000

Bits	Name	Description	Reset
[27:24]	TGran64	Indicates support for 64KB memory translation granule size. Defined values are: 0b0000 64KB granule supported.	0b0000
[23:20]	TGran16	Indicates support for 16KB memory translation granule size. Defined values are: 0b0001 16KB granule supported.	0b0001
[19:16]	BigEndELO	Indicates support for mixed-endian at EL0 only. Defined values are: 0b0000 No mixed-endian support at EL0. The AArch64-SCTLR_EL1.EOE bit has a fixed value.	0b0000
[15:12]	SNSMem	Indicates support for a distinction between Secure and Non-secure Memory. Defined values are: 0b0001 Does support a distinction between Secure and Non-secure Memory.	0b0001
[11:8]	BigEnd	Indicates support for mixed-endian configuration. Defined values are: 0b0001 Mixed-endian support. The SCTLR_ElX.EE and AArch64-SCTLR_EL1.EOE bits can be configured.	0b0001
[7:4]	ASIDBits	Number of ASID bits. Defined values are: 0b0010 16 bits.	0b0010
[3:0]	PARange	Physical Address range supported. Defined values are: 0b0010 40 bits, 1TB.	0b0010

Access

MRS <Xt>, ID_AA64MMFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b000

Accessibility

MRS <Xt>, ID_AA64MMFR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR0_EL1;

```

A.6.15 ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

0001 0001 0001 0001 0001 0001 0010 0000 0001 0000 0011 0001 0010 0001 0010 0011

Bit descriptions

Figure A-115: AARCH64_ID_AA64MMFR1_EL1 bit assignments




Table A-287: ID_AA64MMFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	ECBHB	Indicates support for restrictions on branch history speculation around exceptions. Defined values are: 0b0001 The branch history information created in a context before an exception to a higher Exception level using AArch64 cannot be used by code before that exception to exploitatively control the execution of any indirect branches in code in a different context after the exception.	0b0001

Bits	Name	Description	Reset
[59:56]	CMOW	Indicates support for cache maintenance instruction permission. Defined values are: 0b0001 AArch64-SCTLR_EL1.CMOW is implemented. If EL2 is implemented, AArch64-SCTLR_EL2.CMOW and AArch64-HCRX_EL2.CMOW bits are implemented.	0b0001
[55:52]	TIDCP1	Indicates whether AArch64-SCTLR_EL1.TIDCP and AArch64-SCTLR_EL2.TIDCP are implemented in AArch64 state. Defined values are: 0b0001 AArch64-SCTLR_EL1.TIDCP bit is implemented. If EL2 is implemented, AArch64-SCTLR_EL2.TIDCP bit is implemented.	0b0001
[51:48]	nTLBPA	Indicates support for intermediate caching of translation table walks. Defined values are: 0b0001 The intermediate caching of translation table walks does not include non-coherent physical translation caches.	0b0001
[47:44]	AFP	Indicates support for AArch64-FPCR.{AH, FIZ, NEP}. Defined values are: 0b0001 The AArch64-FPCR.{AH, FIZ, NEP} fields are supported.	0b0001
[43:40]	HCRX	Indicates support for AArch64-HCRX_EL2 and its associated EL3 trap. Defined values are: 0b0001 AArch64-HCRX_EL2 and its associated EL3 trap are supported.	0b0001
[39:36]	ETS	Indicates support for Enhanced Translation Synchronization. Defined values are: 0b0010 Enhanced Translation Synchronization is supported	0b0010
[35:32]	TWED	Indicates support for the configurable delayed trapping of WFE. Defined values are: 0b0000 Configurable delayed trapping of WFE is not supported.	0b0000
[31:28]	XNX	Indicates support for execute-never control distinction by Exception level at stage 2. Defined values are: 0b0001 Distinction between ELO and EL1 execute-never control at stage 2 supported.	0b0001
[27:24]	SpecSEI	Describes whether the PE can generate SError exceptions from speculative reads of memory, including speculative instruction fetches. 0b0000 The PE never generates an SError exception due to an External abort on a speculative read.	0b0000
[23:20]	PAN	Privileged Access Never. Indicates support for the PAN bit in PSTATE, AArch64-SPSR_EL1, AArch64-SPSR_EL2, AArch64-SPSR_EL3, and AArch64-DSPSR_ELO. Defined values are: 0b0011 PAN supported, AT S1E1RP and AT S1E1WP instructions supported, and AArch64-SCTLR_EL1.EPAN and AArch64-SCTLR_EL2.EPAN bits supported.	0b0011
[19:16]	LO	LORegions. Indicates support for LORegions. Defined values are: 0b0001 LORegions supported.	0b0001

Bits	Name	Description	Reset
[15:12]	HPDS	Hierarchical Permission Disables. Indicates support for disabling hierarchical controls in translation tables. Defined values are: 0b0010 As for value 0b0001, and adds possible hardware allocation of bits[62:59] of the Translation table descriptors from the final lookup level for IMPLEMENTATION DEFINED use.	0b0010
[11:8]	VH	Virtualization Host Extensions. Defined values are: 0b0001 Virtualization Host Extensions supported.	0b0001
[7:4]	VMIDBits	Number of VMID bits. Defined values are: 0b0010 16 bits	0b0010
[3:0]	HAFDBS	Hardware updates to Access flag and Dirty state in translation tables. Defined values are: 0b0011 As 0b0010, and adds support for hardware update of the Access flag for Table descriptors.	0b0011

Access

MRS <Xt>, ID_AA64MMFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b001

Accessibility

MRS <Xt>, ID_AA64MMFR1_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR1_EL1;

```

A.6.16 ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, RES0 from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

0001	0010	0010	0001	xxxx	0001	0001	0001	0001	0000	0001	0000	0001	0000	0001	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-116: AARCH64_ID_AA64MMFR2_EL1 bit assignments




Table A-289: ID_AA64MMFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	EOPD	Indicates support for the EOPD mechanism. Defined values are: 0b0001 EOPDx mechanism is implemented.	0b0001

Bits	Name	Description	Reset
[59:56]	EVT	Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the AArch64-HCR_EL2.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps. Defined values are: 0b0010 AArch64-HCR_EL2.{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are supported.	0b0010
[55:52]	BBM	Allows identification of the requirements of the hardware to have break-before-make sequences when changing block size for a translation. 0b0010 Level 2 support for changing block size is supported.	0b0010
[51:48]	TTL	Indicates support for TTL field in address operations. Defined values are: 0b0001 TLB maintenance instructions by address have bits[47:44] holding the TTL field.	0b0001
[47:44]	RES0	Reserved	RES0
[43:40]	FWB	Indicates support for AArch64-HCR_EL2.FWB. Defined values are: 0b0001 AArch64-HCR_EL2.FWB is supported.	0b0001
[39:36]	IDS	Indicates the value of ESR_ELx.EC that reports an exception generated by a read access to the feature ID space. Defined values are: 0b0001 All exceptions generated by an AArch64 read access to the feature ID space are reported by ESR_ELx.EC == 0x18.	0b0001
[35:32]	AT	Identifies support for unaligned single-copy atomicity and atomic functions. Defined values are: 0b0001 Unaligned single-copy atomicity and atomic functions with a 16-byte address range aligned to 16-bytes are supported.	0b0001
[31:28]	ST	Identifies support for small translation tables. Defined values are: 0b0001 The maximum value of the TCR_ELx.{T0SZ,T1SZ} and VTCR_EL2.T0SZ fields is 48 for 4KB and 16KB granules, and 47 for 64KB granules.	0b0001
[27:24]	NV	Nested Virtualization. If EL2 is implemented, indicates support for the use of nested virtualization. Defined values are: 0b0000 Nested virtualization is not supported.	0b0000
[23:20]	CCIDX	Support for the use of revised AArch64-CCSIDR_EL1 register format. Defined values are: 0b0001 64-bit format implemented for all levels of the CCSIDR_EL1.	0b0001
[19:16]	VARange	Indicates support for a larger virtual address. Defined values are: 0b0000 VMSAv8-64 supports 48-bit VAs.	0b0000
[15:12]	IESB	Indicates support for the IESB bit in the SCTLR_ELx registers. Defined values are: 0b0001 IESB bit in the SCTLR_ELx registers is supported.	0b0001

Bits	Name	Description	Reset
[11:8]	LSM	Indicates support for LSMAOE and nTLSMD bits in AArch64-SCTLR_EL1 and AArch64-SCTLR_EL2. Defined values are: 0b0000 LSMAOE and nTLSMD bits not supported.	0b0000
[7:4]	UAO	User Access Override. Defined values are: 0b0001 UAO supported.	0b0001
[3:0]	CnP	Indicates support for Common not Private translations. Defined values are: 0b0001 Common not Private translations supported.	0b0001

Access

MRS <Xt>, ID_AA64MMFR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b010

Accessibility


MRS <Xt>, ID_AA64MMFR2_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR2_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR2_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR2_EL1;
```

A.6.17 ID_AA64MMFR3_EL1, AArch64 Memory Model Feature Register 3

Provides information about the implemented memory model and memory management support in AArch64 state.

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, RES0 from EL1, EL2, and EL3.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

0001	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-117: AARCH64_ID_AA64MMFR3_EL1 bit assignments




Table A-291: ID_AA64MMFR3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	Spec_FPACC	Speculative behavior in the event of a PAC authentication failure in an implementation that includes FEAT_FPACCOMBINE. Defined values are: 0b0001 The speculative use of pointers processed by a PAC Authentication is not materially different in terms of the impact on cached microarchitectural state between passing and failing of the PAC Authentication.	0b0001
[59:4]	RES0	Reserved	RES0
[3:0]	TCRX	TCR Extension. Indicates support for extension of TCR_ELx. Defined values are: 0b0001 AArch64-TCR2_EL1, AArch64-TCR2_EL2, and their associated trap controls are implemented.	0b0001

Access

MRS <Xt>, ID_AA64MMFR3_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b011

Accessibility

MRS <Xt>, ID_AA64MMFR3_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64MMFR3_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64MMFR3_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64MMFR3_EL1;
```

A.6.18 ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0

Provides additional information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

The external register ext-EDPFR gives information from this register.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

0001	0011	0000	0001	0001	0001	0001	0001	0010	xxxx	0001	0001	0001	0001	0001	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-118: AARCH64_ID_AA64PFR0_EL1 bit assignments




Table A-293: ID_AA64PFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	CSV3	Speculative use of faulting data. Defined values are: 0b0001 Data loaded under speculation with a permission or domain fault cannot be used to form an address, generate condition codes, or generate SVE predicate values to be used by other instructions in the speculative sequence. The execution timing of any other instructions in the speculative sequence is not a function of the data loaded under speculation.	0b0001
[59:56]	CSV2	Speculative use of out of context branch targets. Defined values are: 0b0011 FEAT_CSV2_3 is implemented.	0b0011
[55:52]	RME	Realm Management Extension (RME). Defined values are: 0b0000 Realm Management Extension not implemented.	0b0000
[51:48]	DIT	Data Independent Timing. Defined values are: 0b0001 AArch64 provides the PSTATE.DIT mechanism to guarantee constant execution time of certain instructions.	0b0001
[47:44]	AMU	Indicates support for Activity Monitors Extension. Defined values are: 0b0001 FEAT_AMUv1 is implemented.	0b0001
[43:40]	MPAM	Indicates the major version number of support for the MPAM Extension. Defined values are: 0b0001 The major version number of the MPAM extension is 1.	0b0001
[39:36]	SEL2	Secure EL2. Defined values are: 0b0001 Secure EL2 is implemented.	0b0001

Bits	Name	Description	Reset
[35:32]	SVE	Scalable Vector Extension. Defined values are: 0b0001 SVE architectural state and programmers' model are implemented.	0b0001
[31:28]	RAS	RAS Extension version. Defined values are: 0b0010 FEAT_RASv1p1 implemented and, if EL3 is implemented, FEAT_DoubleFault implemented. As 0b0001, and adds support for: <ul style="list-style-type: none"> If EL3 is implemented, FEAT_DoubleFault. Additional ERXMISC<m>_EL1 System registers. Additional System registers AArch64-ERXPFGCDN_EL1, AArch64-ERXPFGCTL_EL1, and AArch64-ERXPFGF_EL1, and the AArch64-SCR_EL3.FIEN and AArch64-HCR_EL2.FIEN trap controls, to support the optional RAS Common Fault Injection Model Extension. Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to ext-ERR<n>STATUS and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions.	0b0010
[27:24]	GIC	System register GIC CPU interface. Defined values are: 0b0011 System register interface to version 4.1 of the GIC CPU interface is supported. This value applies when GIC. 0b0000 GIC CPU interface system registers not implemented. This value applies when !GIC.	The reset values can be the following: 0b0011, 0b0000, respective to the value.
[23:20]	AdvSIMD	Advanced SIMD. Defined values are: 0b0001 As for 0b0000, and also includes support for half-precision floating-point arithmetic.	0b0001
[19:16]	FP	Floating-point. Defined values are: 0b0001 As for 0b0000, and also includes support for half-precision floating-point arithmetic.	0b0001
[15:12]	EL3	EL3 Exception level handling. Defined values are: 0b0001 EL3 can be executed in AArch64 state only.	0b0001
[11:8]	EL2	EL2 Exception level handling. Defined values are: 0b0001 EL2 can be executed in AArch64 state only.	0b0001
[7:4]	EL1	EL1 Exception level handling. Defined values are: 0b0001 EL1 can be executed in AArch64 state only.	0b0001
[3:0]	ELO	ELO Exception level handling. Defined values are: 0b0001 ELO can be executed in AArch64 state only.	0b0001

Access

MRS <Xt>, ID_AA64PFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b000

Accessibility

MRS <Xt>, ID_AA64PFR0_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64PFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64PFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64PFR0_EL1;
```

A.6.19 ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1

Reserved for future expansion of information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

- Attributes
- Width
- 64
- Functional group
- Identification registers
- Access type
- See bit descriptions
- Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0000	0001	xxxx	xxxx	0001	xxxx	xxxx	0010	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-119: AARCH64_ID_AA64PFR1_EL1 bit assignments




Table A-295: ID_AA64PFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:36]	NMI	Non-maskable Interrupt. Indicates support for Non-maskable interrupts. Defined values are: 0b0001 SCTLR_ELx.{SPINTMASK, NMI} and PSTATE.ALLINT with its associated instructions are supported.	0b0001
[35:32]	CSV2_frac	CSV2 fractional field. Defined values are: 0b0000 Either AArch64-ID_AA64PFR0_EL1.CSV2 is not 0b0001, or the implementation does not disclose whether FEAT_CSV2_1p1 is implemented. FEAT_CSV2_1p2 is not implemented.	0b0000
[31:28]	RNDR_trap	Random Number trap to EL3 field. Defined values are: 0b0001 Trapping of AArch64-RNDR and AArch64-RNDRRS to EL3 is supported. AArch64-SCR_EL3.TRNDR is present.	0b0001
[27:24]	SME	Scalable Matrix Extension. Defined values are: 0b0010 As 0b0001, plus the SME2 ZTO register. This value applies when SME. 0b0000 SME architectural state and programmers' model are not implemented. This value applies when !SME.	The reset values can be the following: 0b0010, 0b0000, respective to the value.
[23:20]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[19:16]	MPAM_frac	Indicates the minor version number of support for the MPAM Extension. Defined values are: 0b0001 The minor version number of the MPAM extension is 1.	0b0001
[15:12]	RES0	Reserved	RES0
[11:8]	MTE	Support for the Memory Tagging Extension. Defined values are: 0b0011 As 0b0010, with the exception that support for FEAT_MTE_ASYNC is mandatory, and adds support for Asymmetric Tag Check Fault handling, identified as FEAT_MTE_ASYM_FAULT. This value applies when MTE. 0b0001 Instruction-only Memory Tagging Extension is implemented. This value applies when !MTE.	The reset values can be the following: 0b0011, 0b0001, respective to the value.
[7:4]	SSBS	Speculative Store Bypassing controls in AArch64 state. Defined values are: 0b0010 As 0b0001, and adds the MSR and MRS instructions to directly read and write the PSTATE.SSBS field.	0b0010
[3:0]	BT	Branch Target Identification mechanism support in AArch64 state. Defined values are: 0b0001 The Branch Target Identification mechanism is implemented.	0b0001

Access

MRS <Xt>, ID_AA64PFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b001

Accessibility

MRS <Xt>, ID_AA64PFR1_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64PFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64PFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64PFR1_EL1;
```

A.6.20 ID_AA64PFR2_EL1, AArch64 Processor Feature Register 2

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, RES0 from EL1, EL2, and EL3.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-120: AARCH64_ID_AA64PFR2_EL1 bit assignments




Table A-297: ID_AA64PFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[3:0]	MTEPERM	<p>Support for Allocation tag access permissions. Defined values are:</p> <p>0b0000</p> <p>Allocation tag access permissions are not supported.</p> <p>0b0001</p> <p>Allocation tag access permissions are supported.</p> <p>Note:</p> <p>NoTagAccess is supported at stage 2 of translation only.</p>	The reset values can be the following: 0b0000, 0b0001, respective to the value.

Access

MRS <Xt>, ID_AA64PFR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b010

Accessibility

MRS <Xt>, ID_AA64PFR2_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64PFR2_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64PFR2_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64PFR2_EL1;

```

A.6.21 ID_AA64SMFR0_EL1, SME Feature ID Register 0

Provides information about the implemented features of the AArch64 Scalable Matrix Extension.

The fields in this register do not follow the standard ID scheme. See *Alternative ID scheme used for ID_AA64SMFR0_EL1* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, RES0 from EL1, EL2, and EL3.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-121: AARCH64_ID_AA64SMFR0_EL1 bit assignments




Table A-299: ID_AA64SMFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63]	FA64	Indicates support for execution of the full A64 instruction set when the PE is in Streaming SVE mode. Defined values are: 0b0 Only those A64 instructions defined as being legal can be executed in Streaming SVE mode. FEAT_SME_FA64 implements the functionality identified by the value 0b1.	x
[62:60]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[59:56]	SMEver	<p>When ID_AA64PFR1_EL1.SME != 0b0000</p> <p>Indicates support for SME instructions when FEAT_SME is implemented. Defined values are:</p> <p>0b0001 As 0b0000, and adds the mandatory SME2 instructions.</p> <p>0b0000 The mandatory SME instructions are implemented.</p> <p>All other values are reserved.</p> <p>If FEAT_SME is implemented and FEAT_SME2 is not implemented, the only permitted value is 0b0000.</p> <p>If FEAT_SME2 is implemented the only permitted value is 0b0001.</p> <p>Otherwise RES0</p>	xxxx
[55:52]	I16I64	<p>Indicates SME support for instructions that accumulate into 64-bit integer elements in the ZA array. Defined values are:</p> <p>0b0000 Instructions that accumulate into 64-bit integer elements in the ZA array are not implemented.</p> <p>All other values are reserved.</p> <p>FEAT_SME_I16I64 implements the functionality identified by the value 0b1111.</p> <p>The only permitted values are 0b0000 and 0b1111.</p>	xxxx
[51:49]	RES0	Reserved	RES0
[48]	F64F64	<p>Indicates SME support for instructions that accumulate into FP64 double-precision floating-point elements in the ZA array. Defined values are:</p> <p>0b0 Instructions that accumulate into double-precision floating-point elements in the ZA array are not implemented.</p> <p>FEAT_SME_F64F64 implements the functionality identified by the value 0b1.</p>	x
[47:44]	I16I32	<p>Indicates SME2 support for instructions that accumulate 16-bit outer products into 32-bit integer tiles. Defined values are:</p> <p>0b0101 The SMOPA (2-way), SMOPS (2-way), UMOPA (2-way), and UMOPS (2-way) instructions that accumulate 16-bit outer products into 32-bit integer tiles are implemented.</p> <p>This value applies when SME.</p> <p>0b0000 Instructions that accumulate 16-bit outer products into 32-bit integer tiles are not implemented.</p> <p>This value applies when !SME.</p> <p>All other values are reserved.</p> <p>If FEAT_SME2 is implemented, the only permitted value is 0b0101. Otherwise, the only permitted value is 0b0000.</p>	xxxx

Bits	Name	Description	Reset
[43:40]	RES0	Reserved	RES0
[39:36]	I8I32	<p>Indicates SME support for instructions that accumulate 8-bit integer outer products into 32-bit integer tiles. Defined values are:</p> <p>0b1111 The SMOPA, SMOPS, SUMOPA, SUMOPS, UMOA, UMOPS, USMOPA, and USMOPS instructions that accumulate 8-bit outer products into 32-bit tiles are implemented.</p> <p>This value applies when SME.</p> <p>0b0000 Instructions that accumulate 8-bit outer products into 32-bit tiles are not implemented.</p> <p>This value applies when !SME.</p> <p>All other values are reserved.</p> <p>If FEAT_SME is implemented, the only permitted value is 0b1111.</p>	xxxx
[35]	F16F32	<p>Indicates SME support for instructions that accumulate FP16 half-precision floating-point outer products into FP32 single-precision floating-point tiles. Defined values are:</p> <p>0b1 The FMOPA and FMOPS instructions that accumulate half-precision outer products into single-precision tiles are implemented.</p> <p>This value applies when SME.</p> <p>0b0 Instructions that accumulate half-precision outer products into single-precision tiles are not implemented.</p> <p>This value applies when !SME.</p> <p>If FEAT_SME is implemented, the only permitted value is 0b1.</p>	x
[34]	B16F32	<p>Indicates SME support for instructions that accumulate BFloat16 outer products into FP32 single-precision floating-point tiles. Defined values are:</p> <p>0b1 The BFMOPA and BFMOPS instructions that accumulate BFloat16 outer products into single-precision tiles are implemented.</p> <p>This value applies when SME.</p> <p>0b0 Instructions that accumulate BFloat16 outer products into single-precision tiles are not implemented.</p> <p>This value applies when !SME.</p> <p>If FEAT_SME is implemented, the only permitted value is 0b1.</p>	x

Bits	Name	Description	Reset
[33]	BI32I32	Indicates SME support for instructions that accumulate thirty-two 1-bit binary outer products into 32-bit integer tiles. Defined values are: 0b1 The BMOPA and BMOPS instructions that accumulate 1-bit binary outer products into 32-bit integer tiles are implemented. This value applies when SME. 0b0 Instructions that accumulate 1-bit binary outer products into 32-bit integer tiles are not implemented. This value applies when !SME. If FEAT_SME2 is implemented, the only permitted value is 0b1. Otherwise, the only permitted value is 0b0.	x
[32]	F32F32	Indicates SME support for instructions that accumulate FP32 single-precision floating-point outer products into single-precision floating-point tiles. Defined values are: 0b1 The FMOPA and FMOPS instructions that accumulate single-precision outer products into single-precision tiles are implemented. This value applies when SME. 0b0 Instructions that accumulate single-precision outer products into single-precision tiles are not implemented. This value applies when !SME. If FEAT_SME is implemented, the only permitted value is 0b1.	x
[31:0]	RES0	Reserved	RES0

Access

This register is read-only and can be accessed from EL1 and higher.

This register is only accessible from the AArch64 state.

MRS <Xt>, ID_AA64SMFRO_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b101

Accessibility

This register is read-only and can be accessed from EL1 and higher.

This register is only accessible from the AArch64 state.

MRS <Xt>, ID_AA64SMFRO_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```

else
    AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_AA64SMFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64SMFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ID_AA64SMFR0_EL1;

```

A.6.22 ID_AA64ZFR0_EL1, SVE Feature ID Register 0

Provides additional information about the implemented features of the AArch64 Scalable Vector Extension instruction set, when one or more of FEAT_SVE and FEAT_SME is implemented.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations



Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, RES0 from EL1, EL2, and EL3.

If FEAT_SME is implemented and FEAT_SVE is not implemented, then SVE instructions can only be executed when the PE is in Streaming SVE mode and the instructions are legal to execute in Streaming SVE mode.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	0000	0000	xxxx	0001	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0001	xxxx	xxxx	xxxx	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-122: AARCH64_ID_AA64ZFR0_EL1 bit assignments




Table A-301: ID_AA64ZFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:60]	RES0	Reserved	RES0
[59:56]	F64MM	Indicates support for SVE FP64 double-precision floating-point matrix multiplication instructions. Defined values are: 0b0000 Double-precision matrix multiplication and related SVE instructions are not implemented.	0b0000
[55:52]	F32MM	Indicates support for the SVE FP32 single-precision floating-point matrix multiplication instruction. Defined values are: 0b0000 Single-precision matrix multiplication instruction is not implemented.	0b0000
[51:48]	RES0	Reserved	RES0
[47:44]	I8MM	Indicates support for SVE Int8 matrix multiplication instructions. Defined values are: 0b0001 SVE SMMLA, SUDOT, UMMLA, USMMLA, and USDOT instructions are implemented.	0b0001
[43:40]	SM4	Indicates support for SVE SM4 instructions. Defined values are: 0b0001 SVE SM4E and SM4EKEY instructions are implemented. This value applies when CRYPTO. 0b0000 SVE SM4 instructions are not implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0001, 0b0000, respective to the value.
[39:36]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[35:32]	SHA3	Indicates support for the SVE SHA3 instructions. Defined values are: 0b0001 SVE RAX1 instruction is implemented. This value applies when CRYPTO. 0b0000 SVE SHA3 instructions are not implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0001, 0b0000, respective to the value.
[31:24]	RES0	Reserved	RES0
[23:20]	BF16	Indicates support for SVE BFloat16 instructions. Defined values are: 0b0001 SVE BFCVT, BFCVTNT, BFDOT, BFMLALB, BFMLALT, and BFMMMLA instructions are implemented.	0b0001
[19:16]	BitPerm	Indicates support for SVE bit permute instructions. Defined values are: 0b0001 SVE BDEP, BEXT, and BGRP instructions are implemented.	0b0001
[15:8]	RES0	Reserved	RES0
[7:4]	AES	Indicates support for SVE AES instructions. Defined values are: 0b0010 As 0b0001, plus 64-bit source element variants of SVE PMULLB and PMULLT instructions are implemented. This value applies when CRYPTO. 0b0000 SVE AES* instructions are not implemented. This value applies when !CRYPTO.	The reset values can be the following: 0b0010, 0b0000, respective to the value.
[3:0]	SVEver	Indicates support for SVE instructions when one or more of FEAT_SME and FEAT_SVE is implemented. Defined values are: 0b0001 As 0b0000, and adds the mandatory SVE2 instructions.	0b0001

Access

MRS <Xt>, ID_AA64ZFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b100

Accessibility

MRS <Xt>, ID_AA64ZFR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else

```



```
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TID3 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = ID_AA64ZFR0_EL1;
    elseif PSTATE.EL == EL2 then
        X[t, 64] = ID_AA64ZFR0_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ID_AA64ZFR0_EL1;
```

A.6.23 MIDR_EL1, Main ID Register

Provides identification information for the PE, including an implementer code for the device and a device ID number.

Configurations

AArch64 register MIDR_EL1 bits [31:0] are architecturally mapped to External register [B.3.3 MIDR_EL1, Main ID Register](#) on page 775 bits [31:0].

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0001	0001	1111	1101	1000	1011	0010
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-123: AARCH64_MIDR_EL1 bit assignments




Table A-303: MIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	Implementer	Indicates the implementer code. This value is: 0b01000001 Arm Limited	0x41
[23:20]	Variant	Indicates the major revision of the product. 0b0001 r1p2	0b0001
[19:16]	Architecture	Architecture version. 0b1111 Architectural features are individually identified in the ID_* registers.	0b1111
[15:4]	PartNum	Primary Part Number for the device. On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently. 0b110110001011 C1-Pro	0xD8B
[3:0]	Revision	Indicates the minor revision of the product. 0b0010 r1p2	0b0010

Access

MRS <Xt>, MIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0000	0b000

Accessibility

MRS <Xt>, MIDR_EL1

```
if PSTATE.EL == EL0 then
  if EL2Enabled() && HCR_EL2.TGE == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
```

```
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif PSTATE.EL == EL1 then
            if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.MIDR_EL1 == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() then
                X[t, 64] = VPIDR_EL2;
            else
                X[t, 64] = MIDR_EL1;
            elsif PSTATE.EL == EL2 then
                X[t, 64] = MIDR_EL1;
            elsif PSTATE.EL == EL3 then
                X[t, 64] = MIDR_EL1;
```

A.6.24 MPAMIDR_EL1, MPAM ID Register (EL1)

Indicates the presence and maximum PARTID and PMG values supported in the implementation. It also indicates whether the implementation supports MPAM virtualization.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value


xx10	x1xx	xxxx	xxxx	xxxx	xxxx	0000	0001	xxxx	xxxx	xxx0	011x	0000	0000	0011	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

MPAMIDR_EL1 indicates the MPAM implementation parameters of the PE.

Figure A-124: AARCH64_MPAMIDR_EL1 bit assignments**Table A-305: MPAMIDR_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:62]	RES0	Reserved	RES0
[61]	HAS_SDEFLT	HAS_SDEFLT indicates support for AArch64-MPAM3_EL3.SDEFLT bit. Defined values are: 0b1 The SDEFLT bit is implemented in AArch64-MPAM3_EL3. When AArch64-MPAM3_EL3.SDEFLT == 1, accesses from the Secure Execution state use the default PARTID, PARTID == 0.	0b1
[60]	HAS_FORCE_NS	HAS_FORCE_NS indicates support for AArch64-MPAM3_EL3.FORCE_NS bit. Defined values are: 0b0 The FORCE_NS bit is not implemented in AArch64-MPAM3_EL3. When AArch64-MPAM3_EL3.FORCE_NS == 1, accesses from the Secure Execution state have MPAM_NS == 1.	0b0
[59]	SP4	Supports 4 MPAM PARTID spaces. 0b0 MPAM supports 2 PARTID spaces. 0b1 MPAM supports 4 PARTID spaces.	The reset values can be the following: 0b0, 0b1, respective to the value.
[58]	HAS_TIDR	HAS_TIDR indicates support for AArch64-MPAM2_EL2.TIDR bit. Defined values are: 0b1 The TIDR bit is implemented in AArch64-MPAM2_EL2.	0b1
[57]	HAS_ALTSP	HAS_ALTSP indicates support for alternative PARTID spaces. 0b0 Alternative PARTID spaces are not implemented. 0b1 Alternative PARTID spaces are implemented with control bits in AArch64-MPAM3_EL3 and AArch64-MPAM2_EL2.	The reset values can be the following: 0b0, 0b1, respective to the value.
[56:40]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[39:32]	PMG_MAX	The largest value of PMG that the implementation can generate. The PMG_I and PMG_D fields of every MPAMn_ELx must implement at least enough bits to represent PMG_MAX. 0b00000001 Max PMG field is 1	0x01
[31:21]	RES0	Reserved	RES0
[20:18]	VPMR_MAX	Indicates the maximum register index n for the MPAMVPM<n>_EL2 registers. 0b001 Two MPAMVPMn_EL2 registers are implemented	0b001
[17]	HAS_HCR	HAS_HCR indicates that the PE implementation supports MPAM virtualization, including AArch64-MPAMHCR_EL2, AArch64-MPAMVPMV_EL2, and MPAMVPM<n>_EL2 with n in the range 0 to VPMR_MAX. Must be 0 if EL2 is not implemented in either Security state. 0b1 MPAM virtualization is supported.	0b1
[16]	RES0	Reserved	RES0
[15:0]	PARTID_MAX	The largest value of PARTID that the implementation can generate. The PARTID_I and PARTID_D fields of every MPAMn_ELx must implement at least enough bits to represent PARTID_MAX. 0b0000000000111111 Max PARTID field is 63	0x003F

Access

MRS <Xt>, MPAMIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0100	0b100

Accessibility

MRS <Xt>, MPAMIDR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif EL2Enabled() && MPAMHCR_EL2.TRAP_MPAMIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MPAM2_EL2.TIDR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MPAMIDR_EL1;
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else

```

```
        X[t, 64] = MPAMIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = MPAMIDR_EL1;
```

A.6.25 MPIDR_EL1, Multiprocessor Affinity Register

In a multiprocessor system, provides an additional PE identification mechanism.

Configurations

In a uniprocessor system, Arm recommends that each Aff<n> field of this register returns a value of 0.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-125: AARCH64_MPIDR_EL1 bit assignments




Table A-307: MPIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32]	Aff3	Affinity level 3. See the description of Aff0 for more information.	8 {x}

Bits	Name	Description	Reset
[31]	RES1	Reserved	RES1
[30]	U	Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. 0b0 Processor is part of a multiprocessor system.	x
[29:25]	RES0	Reserved	RES0
[24]	MT	Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. See the description of Aff0 for more information about affinity levels. 0b1 Performance of PEs with different affinity level 0 values, and the same values for affinity level 1 and higher, is very interdependent.	x
[23:16]	Aff2	Affinity level 2. See the description of Aff0 for more information.	8 {x}
[15:8]	Aff1	Affinity level 1. See the description of Aff0 for more information.	8 {x}
[7:0]	Aff0	Affinity level 0. The value of the MPIDR.{Aff2, Aff1, Aff0} or AArch64-MPIDR_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole. 0b00000000	8 {x}

Access

MRS <Xt>, MPIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0000	0b101

Accessibility

MRS <Xt>, MPIDR_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.MPIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() then
        X[t, 64] = VMPIDR_EL2;
    else
        X[t, 64] = MPIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = MPIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MPIDR_EL1;

```

A.6.26 MVFR0_EL1, AArch32 Media and VFP Feature Register 0

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with AArch64-MVFR1_EL1 and AArch64-MVFR2_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-126: AARCH64_MVFR0_EL1 bit assignments




Table A-309: MVFR0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, MVFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0011	0b000

Accessibility

MRS <Xt>, MVFR0_EL1

```

if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MVFR0_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = MVFR0_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MVFR0_EL1;

```

A.6.27 MVFR1_EL1, AArch32 Media and VFP Feature Register 1

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with AArch64-MVFR0_EL1 and AArch64-MVFR2_EL1.

For general information about the interpretation of the ID registers see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-127: AARCH64_MVFR1_EL1 bit assignments




Table A-311: MVFR1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, MVFR1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0011	0b001

Accessibility

MRS <Xt>, MVFR1_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MVFR1_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = MVFR1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MVFR1_EL1;
```

A.6.28 MVFR2_EL1, AArch32 Media and VFP Feature Register 2

Describes the features provided by the AArch32 Advanced SIMD and Floating-point implementation.

Must be interpreted with AArch64-MVFR0_EL1 and AArch64-MVFR1_EL1.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

In an implementation where at least one Exception level supports execution in AArch32 state, but there is no support for Advanced SIMD and floating-point operation, this register is RAZ.

Attributes

Width

64


Functional group

Identification registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-128: AARCH64_MVFR2_EL1 bit assignments




Table A-313: MVFR2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	UNKNOWN	Reserved	UNKNOWN

Access

MRS <Xt>, MVFR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0011	0b010

Accessibility

MRS <Xt>, MVFR2_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MVFR2_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = MVFR2_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MVFR2_EL1;
```

A.6.29 REVIDR_EL1, Revision ID Register

Provides implementation-specific minor revision information.

Configurations

If REVIDR_EL1 has the same value as AArch64-MIDR_EL1, then its contents have no significance.

Attributes

Width

64

Functional group

Identification registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-129: AARCH64_REVIDR_EL1 bit assignments




Table A-315: REVIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Version	Identifies errata fixes present in this implementation. Refer to the Software Developer's Errata Notice or Product Errata Notice for information on how to interpret this field.	64 {x}

Access

MRS <Xt>, REVIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0000	0b110

Accessibility

MRS <Xt>, REVIDR_EL1

```
if PSTATE.EL == EL0 then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.SystemAccessTrap(EL1, 0x18);
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.REVIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = REVIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = REVIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = REVIDR_EL1;
```

A.7 AArch64 Memory Partitioning and Monitoring registers summary

The following summary table provides an overview of all Memory Partitioning and Monitoring registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-317: Memory Partitioning and Monitoring registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
MPAM0_EL1	3	0	C10	C5	1	See individual bit resets.	64-bit	MPAM0 Register (EL1)
MPAM1_EL1	3	0	C10	C5	0	See individual bit resets.	64-bit	MPAM1 Register (EL1)
MPAM2_EL2	3	4	C10	C5	0	See individual bit resets.	64-bit	MPAM2 Register (EL2)
MPAM3_EL3	3	6	C10	C5	0	See individual bit resets.	64-bit	MPAM3 Register (EL3)
MPAMHCR_EL2	3	4	C10	C4	0	See individual bit resets.	64-bit	MPAM Hypervisor Control Register (EL2)
MPAMSM_EL1	3	0	C10	C5	3	See individual bit resets.	64-bit	MPAM Streaming Mode Register
MPAMVPM0_EL2	3	4	C10	C6	0	See individual bit resets.	64-bit	MPAM Virtual PARTID Mapping Register 0
MPAMVPM1_EL2	3	4	C10	C6	1	See individual bit resets.	64-bit	MPAM Virtual PARTID Mapping Register 1
MPAMVPMV_EL2	3	4	C10	C4	1	See individual bit resets.	64-bit	MPAM Virtual Partition Mapping Valid Register

A.7.1 MPAMSM_EL1, MPAM Streaming Mode Register

Holds information to generate MPAM labels for memory requests that are:

- Issued due to the execution of SME load and store instructions.
- Issued when the PE is in Streaming SVE mode due to the execution of SVE and SIMD&FP load and store instructions and SVE prefetch instructions.

If an implementation uses a shared SMCU, then the MPAM labels in this register have precedence over the labels in AArch64-MPAM0_EL1, AArch64-MPAM1_EL1, AArch64-MPAM2_EL2, and AArch64-MPAM3_EL3.

If an implementation includes an SMCU that is not shared with other PEs, then it is **IMPLEMENTATION DEFINED** whether the MPAM labels in this register have precedence over the labels in AArch64-MPAM0_EL1, AArch64-MPAM1_EL1, AArch64-MPAM2_EL2, and AArch64-MPAM3_EL3.

The MPAM labels in this register are only used if AArch64-MPAM1_EL1.MPAMEN is 1.

For memory requests issued from EL0, the MPAM PARTID in this register is virtual and mapped into a physical PARTID when all of the following are true:

- EL2 is implemented and enabled in the current Security state, and AArch64-HCR_EL2.{E2H, TGE} is not {1, 1}.
- The MPAM virtualization option is implemented and AArch64-MPAMHCR_EL2.EL0_VPMEN is 1.

For memory requests issued from EL1, the MPAM PARTID in this register is virtual and mapped into a physical PARTID when all of the following are true:

- EL2 is implemented and enabled in the current Security state.
- The MPAM virtualization option is implemented and AArch64-MPAMHCR_EL2.EL1_VPMEN is 1.

Configurations

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to MPAMSM_EL1 are UNDEFINED.

Attributes

Width

64


Functional group

Memory Partitioning and Monitoring registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-130: AARCH64_MPAMSM_EL1 bit assignments




Table A-318: MPAMSM_EL1 bit descriptions

Bits	Name	Description	Reset
[63:41]	RES0	Reserved	RES0
[40]	PMG_D	None	x
[39:22]	RES0	Reserved	RES0
[21:16]	PARTID_D	None	6 {x}

Bits	Name	Description	Reset
[15:0]	RES0	Reserved	RES0

Access

None of the fields in this register are permitted to be cached in a TLB.

MRS <Xt>, MPAMSM_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0101	0b011

MSR MPAMSM_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0101	0b011

Accessibility

None of the fields in this register are permitted to be cached in a TLB.

MRS <Xt>, MPAMSM_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif EL2Enabled() && MPAM2_EL2.EnMPAMSM == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MPAMSM_EL1;
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMSM_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MPAMSM_EL1;

```

MSR MPAMSM_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif EL2Enabled() && MPAM2_EL2.EnMPAMSM == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        MPAMSM_EL1 = X[t, 64];

```



```
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            MPAMSM_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    MPAMSM_EL1 = X[t, 64];
```

A.7.2 MPAMVPM0_EL2, MPAM Virtual PARTID Mapping Register 0

MPAMVPM0_EL2 provides mappings from virtual PARTIDs 0 - 3 to physical PARTIDs.

AArch64-MPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented MPAMVPM<n>_EL2 register. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs. If AArch64-MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register, AArch64-MPAMVPM0_EL2.

Virtual PARTID mapping is enabled by AArch64-MPAMHCR_EL2.EL1_VPMEN for PARTIDs in AArch64-MPAM1_EL1 and by AArch64-MPAMHCR_EL2.ELO_VPMEN for PARTIDs in AArch64-MPAMO_EL1.

A virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only when the AArch64-MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.

Configurations

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Memory Partitioning and Monitoring registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-131: AARCH64_MPAMVPM0_EL2 bit assignments




Table A-321: MPAMVPM0_EL2 bit descriptions

Bits	Name	Description	Reset
[63:54]	RES0	Reserved	RES0
[53:48]	PhyPARTID3	Virtual PARTID Mapping Entry for virtual PARTID 3. PhyPARTID3 gives the mapping of virtual PARTID 3 to a physical PARTID.	6 {x}
[47:38]	RES0	Reserved	RES0
[37:32]	PhyPARTID2	Virtual PARTID Mapping Entry for virtual PARTID 2. PhyPARTID2 gives the mapping of virtual PARTID 2 to a physical PARTID.	6 {x}
[31:22]	RES0	Reserved	RES0
[21:16]	PhyPARTID1	Virtual PARTID Mapping Entry for virtual PARTID 1. PhyPARTID1 gives the mapping of virtual PARTID 1 to a physical PARTID.	6 {x}
[15:6]	RES0	Reserved	RES0
[5:0]	PhyPARTID0	Virtual PARTID Mapping Entry for virtual PARTID 0. PhyPARTID0 gives the mapping of virtual PARTID 0 to a physical PARTID.	6 {x}

Access

MRS <Xt>, MPAMVPM0_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0110	0b000

MSR MPAMVPM0_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0110	0b000

Accessibility

MRS <Xt>, MPAMVPM0_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end if
    else
        UNDEFINED;
    end if
end if
```

```

        X[t, 64] = MPAMVPM0_EL2;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = MPAMVPM0_EL2;

```

MSR MPAMVPM0_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        MPAMVPM0_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    MPAMVPM0_EL2 = X[t, 64];

```

A.7.3 MPAMVPM1_EL2, MPAM Virtual PARTID Mapping Register 1

MPAMVPM1_EL2 provides mappings from virtual PARTIDs 4 - 7 to physical PARTIDs.

AArch64-MPAMIDR_EL1.VPMR_MAX field gives the index of the highest implemented AArch64-MPAMVPM0_EL2 to AArch64-MPAMVPM7_EL2 registers. VPMR_MAX can be as large as 7 (8 registers) or 32 virtual PARTIDs. If AArch64-MPAMIDR_EL1.VPMR_MAX == 0, there is only a single MPAMVPM<n>_EL2 register, AArch64-MPAMVPM0_EL2.

Virtual PARTID mapping is enabled by AArch64-MPAMHCR_EL2.EL1_VPMEN for PARTIDs in AArch64-MPAM1_EL1 and by MPAMHCR_EL2.ELO_VPMEN for PARTIDs in AArch64-MPAMO_EL1.

A virtual-to-physical PARTID mapping entry, PhyPARTID<n>, is valid only when the AArch64-MPAMVPMV_EL2.VPM_V bit in bit position n is set to 1.

Configurations

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Memory Partitioning and Monitoring registers

Access type

See bit descriptions

Reset value

```

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-132: AARCH64_MPAMVPM1_EL2 bit assignments




Table A-324: MPAMVPM1_EL2 bit descriptions

Bits	Name	Description	Reset
[63:54]	RES0	Reserved	RES0
[53:48]	PhyPARTID7	Virtual PARTID Mapping Entry for virtual PARTID 7. PhyPARTID7 gives the mapping of virtual PARTID 7 to a physical PARTID.	6 {x}
[47:38]	RES0	Reserved	RES0
[37:32]	PhyPARTID6	Virtual PARTID Mapping Entry for virtual PARTID 6. PhyPARTID6 gives the mapping of virtual PARTID 6 to a physical PARTID.	6 {x}
[31:22]	RES0	Reserved	RES0
[21:16]	PhyPARTID5	Virtual PARTID Mapping Entry for virtual PARTID 5. PhyPARTID5 gives the mapping of virtual PARTID 5 to a physical PARTID.	6 {x}
[15:6]	RES0	Reserved	RES0
[5:0]	PhyPARTID4	Virtual PARTID Mapping Entry for virtual PARTID 4. PhyPARTID4 gives the mapping of virtual PARTID 4 to a physical PARTID.	6 {x}

Access

MRS <Xt>, MPAMVPM1_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0110	0b001

MSR MPAMVPM1_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0110	0b001

Accessibility

MRS <Xt>, MPAMVPM1_EL2

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMVPM1_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = MPAMVPM1_EL2;

```

MSR MPAMVPM1_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        MPAMVPM1_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    MPAMVPM1_EL2 = X[t, 64];

```

A.7.4 MPAMVPMV_EL2, MPAM Virtual Partition Mapping Valid Register

Valid bits for virtual PARTID mapping entries. Each bit *m* corresponds to virtual PARTID mapping entry *m* in the MPAMVPM<*n*>_EL2 registers where *n* = *m* >> 2.

Configurations

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

Width

64

Functional group

Memory Partitioning and Monitoring registers

Access type

See bit descriptions

Reset value

```

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

```



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-133: AARCH64_MPAMVPMV_EL2 bit assignments




Table A-327: MPAMVPMV_EL2 bit descriptions

Bits	Name	Description	Reset
[63:8]	RES0	Reserved	RES0
[7]	VPM_V7	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID7.	x
[6]	VPM_V6	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID6.	x
[5]	VPM_V5	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID5.	x
[4]	VPM_V4	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID4.	x
[3]	VPM_V3	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID3.	x
[2]	VPM_V2	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID2.	x
[1]	VPM_V1	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID1.	x
[0]	VPM_V0	Contains valid bit for virtual PARTID mapping entry corresponding to virtual PARTID0.	x

Access

MRS <Xt>, MPAMVPMV_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0100	0b001

MSR MPAMVPMV_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0100	0b001

Accessibility

MRS <Xt>, MPAMVPMV_EL2

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = MPAMVPMV_EL2;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = MPAMVPMV_EL2;

```

MSR MPAMVPMV_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            MPAMVPMV_EL2 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        MPAMVPMV_EL2 = X[t, 64];

```

A.8 AArch64 Other system control registers summary

The following summary table provides an overview of all Other system control registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-330: Other system control registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CPACR_EL1	3	0	C1	C0	2	See individual bit resets.	64-bit	Architectural Feature Access Control Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
CPTR_EL2	3	4	C1	C1	2	See individual bit resets.	64-bit	Architectural Feature Trap Register (EL2)
HAFGTR_EL2	3	4	C3	C1	6	See individual bit resets.	64-bit	Hypervisor Activity Monitors Fine-Grained Read Trap Register
HCRX_EL2	3	4	C1	C2	2	See individual bit resets.	64-bit	Extended Hypervisor Configuration Register
HCR_EL2	3	4	C1	C1	0	See individual bit resets.	64-bit	Hypervisor Configuration Register
HDFGTR_EL2	3	4	C3	C1	4	See individual bit resets.	64-bit	Hypervisor Debug Fine-Grained Read Trap Register
HDFGWTR_EL2	3	4	C3	C1	5	See individual bit resets.	64-bit	Hypervisor Debug Fine-Grained Write Trap Register
HFGITR_EL2	3	4	C1	C1	6	See individual bit resets.	64-bit	Hypervisor Fine-Grained Instruction Trap Register
HFGTR_EL2	3	4	C1	C1	4	See individual bit resets.	64-bit	Hypervisor Fine-Grained Read Trap Register
HFGWTR_EL2	3	4	C1	C1	5	See individual bit resets.	64-bit	Hypervisor Fine-Grained Write Trap Register
HSTR_EL2	3	4	C1	C1	3	See individual bit resets.	64-bit	Hypervisor System Trap Register
SCTLR_EL1	3	0	C1	C0	0	See individual bit resets.	64-bit	System Control Register (EL1)
SCTLR_EL2	3	4	C1	C0	0	See individual bit resets.	64-bit	System Control Register (EL2)
SCTLR_EL3	3	6	C1	C0	0	See individual bit resets.	64-bit	System Control Register (EL3)
SMCR_EL1	3	0	C1	C2	6	See individual bit resets.	64-bit	SME Control Register (EL1)
SMCR_EL2	3	4	C1	C2	6	See individual bit resets.	64-bit	SME Control Register (EL2)
SMCR_EL3	3	6	C1	C2	6	See individual bit resets.	64-bit	SME Control Register (EL3)
SMPRMAP_EL2	3	4	C1	C2	5	See individual bit resets.	64-bit	Streaming Mode Priority Mapping Register
SMPRI_EL1	3	0	C1	C2	4	See individual bit resets.	64-bit	Streaming Mode Priority Register
ZCR_EL1	3	0	C1	C2	0	See individual bit resets.	64-bit	SVE Control Register (EL1)
ZCR_EL2	3	4	C1	C2	0	See individual bit resets.	64-bit	SVE Control Register (EL2)
ZCR_EL3	3	6	C1	C2	0	See individual bit resets.	64-bit	SVE Control Register (EL3)

A.8.1 SMCR_EL1, SME Control Register (EL1)

This register controls aspects of Streaming SVE that are visible at Exception levels EL1 and EL0.

Configurations

This register has no effect if the PE is not in Streaming SVE mode.

When AArch64-HCR_EL2.{E2H, TGE} == {1, 1} and EL2 is enabled in the current Security state, this register has no effect on execution at EL0 and EL1.

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to SMCR_EL1 are UNDEFINED.

Attributes

Width

64


Functional group

Other system control registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-134: AARCH64_SMCR_EL1 bit assignments




Table A-331: SMCR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[30]	EZTO	<p>When FEAT_SME2 is implemented</p> <p>Traps execution at EL1 and EL0 of the LDR, LUTi2, LUTi4, MOVt, STR, and ZERO instructions that access the ZTO register to EL1, or to EL2 when EL2 is implemented and enabled in the current Security state and AArch64-HCR_EL2.TGE is 1.</p> <p>The exception is reported using AArch64-ESR_EL1.EC or AArch64-ESR_EL2.EC value 0x1D, with an ISS code of 0x0000004, at a lower priority than a trap due to PSTATE.SM or PSTATE.ZA.</p> <p>0b0</p> <p>This control causes execution of these instructions at EL1 and EL0 to be trapped.</p> <p>0b1</p> <p>This control does not cause execution of any instruction to be trapped.</p> <p>Changes to this field only affect whether instructions that access ZTO are trapped. They do not affect the contents of ZTO, which remain valid so long as PSTATE.ZA is 1.</p> <p>Otherwise</p> <p>RES0</p>	xxxx
[29:9]	RES0	Reserved	RES0
[8:4]	RAZ/WI	Reserved	RAZ/WI
[3:0]	LEN	<p>Requests an Effective Streaming SVE vector length (SVL) at EL1 of (LEN+1)*128 bits. This field also defines the Effective Streaming SVE vector length at EL0 when EL2 is not implemented, or EL2 is not enabled in the current Security state, or HCR_EL2.{E2H,TGE} is not {1,1}.</p> <p>The Streaming SVE vector length can be any power of two from 128 bits to 2048 bits inclusive. An implementation can support any subset of the architecturally permitted lengths.</p> <p>When the PE is in Streaming SVE mode, the Effective SVE vector length (VL) is equal to SVL.</p> <p>When FEAT_SVE is implemented, and the PE is not in Streaming SVE mode, VL is equal to the Effective Non-streaming SVE vector length. See AArch64-ZCR_EL1.</p> <p>For all purposes other than returning the result of a direct read of SMCR_EL1, the PE selects the Effective Streaming SVE vector length by performing checks in the following order:</p> <ol style="list-style-type: none"> 1. If the requested length is less than the minimum implemented Streaming SVE vector length, then the Effective length is the minimum implemented Streaming SVE vector length. 2. If EL2 is implemented and enabled in the current Security state, and the requested length is greater than the Effective length at EL2, then the Effective length at EL2 is used. 3. If EL3 is implemented and the requested length is greater than the Effective length at EL3, then the Effective length at EL3 is used. 4. Otherwise, the Effective length is the highest supported Streaming SVE vector length that is less than or equal to the requested length. <p>An indirect read of SMCR_EL1.LEN appears to occur in program order relative to a direct write of the same register, without the need for explicit synchronization.</p>	xxxx

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic SMCR_EL1 or SMCR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, SMCR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b110

MSR SMCR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b110

MRS <Xt>, SMCR_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0010	0b110

MSR SMCR_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b0001	0b0010	0b110

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL3 using the mnemonic SMCR_EL1 or SMCR_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, SMCR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPACR_EL1.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x1D);
        elseif HCR_EL2.E2H == '1' then

```

```

        X[t, 64] = SMCR_EL2;
    else
        X[t, 64] = SMCR_EL1;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL1;

```

MSR SMCR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elsif CPACR_EL1.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x1D);
    elsif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elsif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elsif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elsif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elsif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elsif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x1D);
        elsif HCR_EL2.E2H == '1' then
            SMCR_EL2 = X[t, 64];
        else
            SMCR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL1 = X[t, 64];

```

MRS <Xt>, SMCR_EL12

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elsif CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elsif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;

```

```

        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL1;
        else
            UNDEFINED;
    elseif PSTATE.EL == EL3 then
        if EL2Enabled() && HCR_EL2.E2H == '1' then
            if CPTR_EL3.ESM == '0' then
                AArch64.SystemAccessTrap(EL3, 0x1D);
            else
                X[t, 64] = SMCR_EL1;
        else
            UNDEFINED;

```

MSR SMCR_EL12, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elseif CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL1 = X[t, 64];
    else
        UNDEFINED;
elseif PSTATE.EL == EL3 then
    if EL2Enabled() && HCR_EL2.E2H == '1' then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL1 = X[t, 64];
    else
        UNDEFINED;

```

A.8.2 SMCR_EL2, SME Control Register (EL2)

This register controls aspects of Streaming SVE that are visible at Exception levels EL2, EL1, and EL0.

Configurations

This register has no effect if the PE is not in Streaming SVE mode, or if EL2 is not enabled in the current Security state.

If EL2 is not implemented, this register is RES0 from EL3.

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to SMCR_EL2 are UNDEFINED.

Attributes

Width

64


Functional group

Other system control registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-135: AARCH64_SMCR_EL2 bit assignments




Table A-336: SMCR_EL2 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	EZT0	<p>When FEAT_SME2 is implemented</p> <p>Traps execution at EL2, EL1, and ELO of the LDR, LUTi2, LUTi4, MOVt, STR, and ZERO instructions that access the ZT0 register to EL2, when EL2 is enabled in the current Security state.</p> <p>The exception is reported using AArch64-ESR_EL2.EC value 0x1D, with an ISS code of 0x0000004, at a lower priority than a trap due to PSTATE.SM or PSTATE.ZA.</p> <p>0b0</p> <p>This control causes execution of these instructions at EL2, EL1, and ELO to be trapped.</p> <p>0b1</p> <p>This control does not cause execution of any instruction to be trapped.</p> <p>Changes to this field only affect whether instructions that access ZT0 are trapped. They do not affect the contents of ZT0, which remain valid so long as PSTATE.ZA is 1.</p> <p>Otherwise</p> <p>RES0</p>	xxxx

Bits	Name	Description	Reset
[29:9]	RES0	Reserved	RES0
[8:4]	RAZ/ WI	Reserved	RAZ/ WI
[3:0]	LEN	<p>Requests an Effective Streaming SVE vector length (SVL) at EL2 of (LEN+1)*128 bits. This field also defines the Effective Streaming SVE vector length at EL0 when EL2 is implemented and enabled in the current Security state, and HCR_EL2.{E2H,TGE} is {1,1}.</p> <p>The Streaming SVE vector length can be any power of two from 128 bits to 2048 bits inclusive. An implementation can support any subset of the architecturally permitted lengths.</p> <p>When the PE is in Streaming SVE mode, the Effective SVE vector length (VL) is equal to SVL.</p> <p>When FEAT_SVE is implemented, and the PE is not in Streaming SVE mode, VL is equal to the Effective Non-streaming SVE vector length. See AArch64-ZCR_EL2.</p> <p>For all purposes other than returning the result of a direct read of SMCR_EL2, the PE selects the Effective Streaming SVE vector length by performing checks in the following order:</p> <ol style="list-style-type: none"> 1. If the requested length is less than the minimum implemented Streaming SVE vector length, then the Effective length is the minimum implemented Streaming SVE vector length. 2. If EL3 is implemented and the requested length is greater than the Effective length at EL3, then the Effective length at EL3 is used. 3. Otherwise, the Effective length is the highest supported Streaming SVE vector length that is less than or equal to the requested length. <p>An indirect read of SMCR_EL2.LEN appears to occur in program order relative to a direct write of the same register, without the need for explicit synchronization.</p>	xxxx

Access

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic SMCR_EL2 or SMCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, SMCR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b110

MSR SMCR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b110

MRS <Xt>, SMCR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b110

MSR SMCR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b110

Accessibility

When AArch64-HCR_EL2.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic SMCR_EL2 or SMCR_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

MRS <Xt>, SMCR_EL2

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL2;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL2;

```

MSR SMCR_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL2 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL2 = X[t, 64];

```


MRS <Xt>, SMCR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPACR_EL1.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
            AArch64.SystemAccessTrap(EL2, 0x1D);
        elseif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x1D);
        elseif HCR_EL2.E2H == '1' then
            X[t, 64] = SMCR_EL2;
        else
            X[t, 64] = SMCR_EL1;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            X[t, 64] = SMCR_EL1;

```

MSR SMCR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPACR_EL1.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL1, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif EL2Enabled() && HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x1D);
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x1D);
        else
            SMCR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elseif HCR_EL2.E2H == '0' && CPTR_EL2.TSM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x1D);

```

```
elseif HCR_EL2.E2H == '1' && CPTR_EL2.SMEN == 'x0' then
    AArch64.SystemAccessTrap(EL2, 0x1D);
elseif CPTR_EL3.ESM == '0' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x1D);
elseif HCR_EL2.E2H == '1' then
    SMCR_EL2 = X[t, 64];
else
    SMCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.ESM == '0' then
        AArch64.SystemAccessTrap(EL3, 0x1D);
    else
        SMCR_EL1 = X[t, 64];
```

A.8.3 SMCR_EL3, SME Control Register (EL3)

This register controls aspects of Streaming SVE that are visible at all Exception levels.

Configurations

This register has no effect if the PE is not in Streaming SVE mode.

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to SMCR_EL3 are UNDEFINED.

Attributes

Width

64

Functional group

Other system control registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx0	0000	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-136: AARCH64_SMCR_EL3 bit assignments




Table A-341: SMCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	EZT0	<p>When FEAT_SME2 is implemented</p> <p>Traps execution at all Exception levels of the LDR, LUTI2, LUTI4, MOVN, STR, and ZERO instructions that access the ZT0 register to EL3.</p> <p>The exception is reported using AArch64-ESR_EL3.EC value 0x1D, with an ISS code of 0x00000004, at a lower priority than a trap due to PSTATE.SM or PSTATE.ZA.</p> <p>0b0</p> <p>This control causes execution of these instructions at all Exception levels to be trapped.</p> <p>0b1</p> <p>This control does not cause execution of any instruction to be trapped.</p> <p>Changes to this field only affect whether instructions that access ZT0 are trapped. They do not affect the contents of ZT0, which remain valid so long as PSTATE.ZA is 1.</p> <p>Otherwise</p> <p>RES0</p>	xxxx
[29:9]	RES0	Reserved	RES0
[8:4]	RAZ/WI	Reserved	RAZ/WI
[3:0]	LEN	<p>Requests an Effective Streaming SVE vector length (SVL) at EL3 of (LEN+1)*128 bits.</p> <p>The Streaming SVE vector length can be any power of two from 128 bits to 2048 bits inclusive. An implementation can support any subset of the architecturally permitted lengths.</p> <p>When the PE is in Streaming SVE mode, the Effective SVE vector length (VL) is equal to SVL.</p> <p>When FEAT_SVE is implemented, and the PE is not in Streaming SVE mode, VL is equal to the Effective Non-streaming SVE vector length. See AArch64-ZCR_EL3.</p> <p>For all purposes other than returning the result of a direct read of SMCR_EL3, the PE selects the Effective Streaming SVE vector length by performing checks in the following order:</p> <ol style="list-style-type: none"> 1. If the requested length is less than the minimum implemented Streaming SVE vector length, then the Effective length is the minimum implemented Streaming SVE vector length. 2. Otherwise, the Effective length is the highest supported Streaming SVE vector length that is less than or equal to the requested length. <p>An indirect read of SMCR_EL3.LEN appears to occur in program order relative to a direct write of the same register, without the need for explicit synchronization.</p>	xxxx

Access

MRS <Xt>, SMCR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b110

MSR SMCR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0010	0b110

Accessibility

MRS <Xt>, SMCR_EL3

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.ESM == '0' then
        AArch64.SystemAccessTrap(EL3, 0x1D);
    else
        X[t, 64] = SMCR_EL3;
```

MSR SMCR_EL3, <Xt>

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.ESM == '0' then
        AArch64.SystemAccessTrap(EL3, 0x1D);
    else
        SMCR_EL3 = X[t, 64];
```

A.8.4 SMPRIMAP_EL2, Streaming Mode Priority Mapping Register

Maps the value in AArch64-SMPRI_EL1 to a streaming execution priority value for instructions executed at EL1 and EL0 in the same Security states as EL2.

Configurations

When AArch64-SMIDR_EL1.SMPS is '0', this register is RES0.

If EL2 is not implemented, this register is RES0 from EL3.

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to SMPRIMAP_EL2 are UNDEFINED.

Attributes

Width

64

Functional group

Other system control registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

When all of the following are true, the value in AArch64-SMPRI_EL1 is mapped to a streaming execution priority using this register:

- The current Exception level is EL1 or EL0.
- EL2 is implemented and enabled in the current Security state.
- AArch64-HCRX_EL2.SMPME is '1'.

Otherwise, AArch64-SMPRI_EL1 holds the streaming execution priority value.

Figure A-137: AARCH64_SMPRIMAP_EL2 bit assignments




Table A-344: SMPRIMAP_EL2 bit descriptions

Bits	Name	Description	Reset
[63:60]	P15	Priority Mapping Entry 15. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '15'. This value is the highest streaming execution priority.	xxxx
[59:56]	P14	Priority Mapping Entry 14. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '14'.	xxxx

Bits	Name	Description	Reset
[55:52]	P13	Priority Mapping Entry 13. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '13'.	xxxx
[51:48]	P12	Priority Mapping Entry 12. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '12'.	xxxx
[47:44]	P11	Priority Mapping Entry 11. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '11'.	xxxx
[43:40]	P10	Priority Mapping Entry 10. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '10'.	xxxx
[39:36]	P9	Priority Mapping Entry 9. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '9'.	xxxx
[35:32]	P8	Priority Mapping Entry 8. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '8'.	xxxx
[31:28]	P7	Priority Mapping Entry 7. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '7'.	xxxx
[27:24]	P6	Priority Mapping Entry 6. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '6'.	xxxx
[23:20]	P5	Priority Mapping Entry 5. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '5'.	xxxx
[19:16]	P4	Priority Mapping Entry 4. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '4'.	xxxx
[15:12]	P3	Priority Mapping Entry 3. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '3'.	xxxx
[11:8]	P2	Priority Mapping Entry 2. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '2'.	xxxx
[7:4]	P1	Priority Mapping Entry 1. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '1'.	xxxx
[3:0]	P0	Priority Mapping Entry 0. This entry is used when priority mapping is supported and enabled, and the AArch64-SMPRI_EL1.Priority value is '0'. This value is the lowest streaming execution priority.	xxxx

Access

MRS <Xt>, SMPRIMAP_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b101

MSR SMPRIMAP_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b101

Accessibility

MRS <Xt>, SMPRIMAP_EL2

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```

```

elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = SMPRIMAP_EL2;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = SMPRIMAP_EL2;

```

MSR SMPRIMAP_EL2, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    UNDEFINED;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elseif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            SMPRIMAP_EL2 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            SMPRIMAP_EL2 = X[t, 64];

```

A.8.5 SMPRI_EL1, Streaming Mode Priority Register

Configures the streaming execution priority for instructions executed on a shared Streaming Mode Compute Unit (SMCU) when the PE is in Streaming SVE mode at any Exception Level.

Configurations

When AArch64-SMIDR_EL1.SMPS is '0', this register is RES0.

This register is present only when FEAT_SME is implemented. Otherwise, direct accesses to SMPRI_EL1 are UNDEFINED.

Attributes

Width

64


Functional group

Other system control registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-138: AARCH64_SMPRI_EL1 bit assignments




Table A-347: SMPRI_EL1 bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0
[3:0]	Priority	<p>Streaming execution priority value.</p> <p>Either this value is used directly, or it is mapped into an effective priority value using AArch64-SMPRIMAP_EL2.</p> <p>This value is used directly when any of the following are true:</p> <ul style="list-style-type: none">The current Exception level is EL3 or EL2.The current Exception level is EL1 or EL0, if EL2 is implemented and enabled in the current Security state and AArch64-HCRX_EL2.SMPME is '0'.The current Exception level is EL1 or EL0, if EL2 is either not implemented or not enabled in the current Security state. <p>The precise meaning and behavior of each streaming execution priority value is IMPLEMENTATION DEFINED.</p> <p>In an implementation that shares execution resources between PEs, higher priority values are allocated more processing resource than other PEs configured with lower priority values in the same Priority domain.</p>	xxxx

Access

MRS <Xt>, SMPRI_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b100

MSR SMPRI_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b100

Accessibility

MRS <Xt>, SMPRI_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.nSMPRI_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = SMPRI_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elsif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = SMPRI_EL1;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = SMPRI_EL1;

```

MSR SMPRI_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
        UNDEFINED;
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.nSMPRI_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.ESM == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            SMPRI_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.ESM == '0' then
            UNDEFINED;
        elsif CPTR_EL3.ESM == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else

```

```

        SMPRI_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.ESM == '0' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            SMPRI_EL1 = X[t, 64];

```

A.9 AArch64 Performance Monitors registers summary

The following summary table provides an overview of all Performance Monitors registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-350: Performance Monitors registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CLUSTERPMCEID0_EL1	3	0	C15	C6	4	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 0
IMP_CLUSTERPMCEID1_EL1	3	0	C15	C6	5	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 1
IMP_CLUSTERPMCNTENCLR_EL1	3	0	C15	C5	2	See individual bit resets.	64-bit	Performance Monitors Count Enable Clear Register
IMP_CLUSTERPMCNTENSET_EL1	3	0	C15	C5	1	See individual bit resets.	64-bit	Performance Monitors Count Enable Set Register
IMP_CLUSTERPMCR_EL1	3	0	C15	C5	0	See individual bit resets.	64-bit	Performance Monitors Control Register
IMP_CLUSTERPMINTENCLR_EL1	3	0	C15	C5	7	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Clear Register
IMP_CLUSTERPMINTENSET_EL1	3	0	C15	C5	6	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Set Register
IMP_CLUSTERPMOVSLR_EL1	3	0	C15	C5	4	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Clear Register
IMP_CLUSTERPMOVSSET_EL1	3	0	C15	C5	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Set Register
IMP_CLUSTERPMSELR_EL1	3	0	C15	C5	5	See individual bit resets.	64-bit	Performance Monitors Event Counter Selection Register
IMP_CLUSTERPMXEVCNTR_EL1	3	0	C15	C6	2	See individual bit resets.	64-bit	Performance Monitors Selected Event Count Register
IMP_CLUSTERPMXEVTYPER_EL1	3	0	C15	C6	1	See individual bit resets.	64-bit	Performance Monitors Selected Event Type Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CLUSTERRSVD_6_0_EL1	3	0	C15	C6	0	See individual bit resets.	64-bit	Reserved
IMP_CLUSTERRSVD_6_6_EL1	3	0	C15	C6	6	See individual bit resets.	64-bit	Reserved
IMP_CLUSTERRSVD_6_7_EL1	3	0	C15	C6	7	See individual bit resets.	64-bit	Reserved
PMCCFILTR_ELO	3	3	C14	C15	7	See individual bit resets.	64-bit	Performance Monitors Cycle Count Filter Register
PMCCNTR_ELO	3	3	C9	C13	0	See individual bit resets.	64-bit	Performance Monitors Cycle Count Register
PMCEID0_ELO	3	3	C9	C12	6	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 0
PMCEID1_ELO	3	3	C9	C12	7	See individual bit resets.	64-bit	Performance Monitors Common Event Identification Register 1
PMCNTENCLR_ELO	3	3	C9	C12	2	See individual bit resets.	64-bit	Performance Monitors Count Enable Clear Register
PMCNTENSET_ELO	3	3	C9	C12	1	See individual bit resets.	64-bit	Performance Monitors Count Enable Set Register
PMCR_ELO	3	3	C9	C12	0	See individual bit resets.	64-bit	Performance Monitors Control Register
PMEVCNTR0_ELO	3	3	C14	C8	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR10_ELO	3	3	C14	C9	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR11_ELO	3	3	C14	C9	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR12_ELO	3	3	C14	C9	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR13_ELO	3	3	C14	C9	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR14_ELO	3	3	C14	C9	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR15_ELO	3	3	C14	C9	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR16_ELO	3	3	C14	C10	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR17_ELO	3	3	C14	C10	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR18_ELO	3	3	C14	C10	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR19_ELO	3	3	C14	C10	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR1_ELO	3	3	C14	C8	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR20_ELO	3	3	C14	C10	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVCNTR21_ELO	3	3	C14	C10	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR22_ELO	3	3	C14	C10	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR23_ELO	3	3	C14	C10	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR24_ELO	3	3	C14	C11	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR25_ELO	3	3	C14	C11	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR26_ELO	3	3	C14	C11	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR27_ELO	3	3	C14	C11	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR28_ELO	3	3	C14	C11	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR29_ELO	3	3	C14	C11	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR2_ELO	3	3	C14	C8	2	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR30_ELO	3	3	C14	C11	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR3_ELO	3	3	C14	C8	3	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR4_ELO	3	3	C14	C8	4	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR5_ELO	3	3	C14	C8	5	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR6_ELO	3	3	C14	C8	6	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR7_ELO	3	3	C14	C8	7	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR8_ELO	3	3	C14	C9	0	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVCNTR9_ELO	3	3	C14	C9	1	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
PMEVTYPER0_ELO	3	3	C14	C12	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER10_ELO	3	3	C14	C13	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER11_ELO	3	3	C14	C13	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER12_ELO	3	3	C14	C13	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER13_ELO	3	3	C14	C13	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVTYPER14_ELO	3	3	C14	C13	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER15_ELO	3	3	C14	C13	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER16_ELO	3	3	C14	C14	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER17_ELO	3	3	C14	C14	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER18_ELO	3	3	C14	C14	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER19_ELO	3	3	C14	C14	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER1_ELO	3	3	C14	C12	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER20_ELO	3	3	C14	C14	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER21_ELO	3	3	C14	C14	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER22_ELO	3	3	C14	C14	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER23_ELO	3	3	C14	C14	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER24_ELO	3	3	C14	C15	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER25_ELO	3	3	C14	C15	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER26_ELO	3	3	C14	C15	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER27_ELO	3	3	C14	C15	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER28_ELO	3	3	C14	C15	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER29_ELO	3	3	C14	C15	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER2_ELO	3	3	C14	C12	2	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER30_ELO	3	3	C14	C15	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER3_ELO	3	3	C14	C12	3	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER4_ELO	3	3	C14	C12	4	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER5_ELO	3	3	C14	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER6_ELO	3	3	C14	C12	6	See individual bit resets.	64-bit	Performance Monitors Event Type Registers

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMEVTYPER7_ELO	3	3	C14	C12	7	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER8_ELO	3	3	C14	C13	0	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMEVTYPER9_ELO	3	3	C14	C13	1	See individual bit resets.	64-bit	Performance Monitors Event Type Registers
PMINTENCLR_EL1	3	0	C9	C14	2	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Clear Register
PMINTENSET_EL1	3	0	C9	C14	1	See individual bit resets.	64-bit	Performance Monitors Interrupt Enable Set Register
PMMIR_EL1	3	0	C9	C14	6	See individual bit resets.	64-bit	Performance Monitors Machine Identification Register
PMOVSCLR_ELO	3	3	C9	C12	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Clear Register
PMOVSSET_ELO	3	3	C9	C14	3	See individual bit resets.	64-bit	Performance Monitors Overflow Flag Status Set Register
PMSELR_ELO	3	3	C9	C12	5	See individual bit resets.	64-bit	Performance Monitors Event Counter Selection Register
PMSWINC_ELO	3	3	C9	C12	4	See individual bit resets.	64-bit	Performance Monitors Software Increment Register
PMUSERENR_ELO	3	3	C9	C14	0	See individual bit resets.	64-bit	Performance Monitors User Enable Register
PMXEVCNTR_ELO	3	3	C9	C13	2	See individual bit resets.	64-bit	Performance Monitors Selected Event Count Register
PMXEVTYPER_ELO	3	3	C9	C13	1	See individual bit resets.	64-bit	Performance Monitors Selected Event Type Register

A.9.1 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the ranges 0x0000 to 0x001F and 0x4000 to 0x401F.

For more information about the Common events and the use of the PMCEID<n>_ELO registers see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

AArch64 register PMCEID0_ELO bits [31:0] are architecturally mapped to External register [B.6.101 PMCEID0, Performance Monitors Common Event Identification register 0](#) on page 1106 bits [31:0].

AArch64 register PMCEID0_ELO bits [63:32] are architecturally mapped to External register [B.6.103 PMCEID2, Performance Monitors Common Event Identification register 2](#) on page 1114 bits [31:0].

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

xxxx	1111	xxxx	1111	x0x1	111x	x111	xxxx	0111	1011	1111	1111	0111	1111	0011	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-139: AARCH64_PMCEID0_ELO bit assignments




Table A-351: PMCEID0_ELO bit descriptions

Bits	Name	Description	Reset
[63:60]	RES0	Reserved	RES0
[59]	IDhi27	IDhi27 corresponds to Common event 0x401B, CTI_TRIGOUT7 0b1 The Common event is implemented.	0b1
[58]	IDhi26	IDhi26 corresponds to Common event 0x401A, CTI_TRIGOUT6 0b1 The Common event is implemented.	0b1
[57]	IDhi25	IDhi25 corresponds to Common event 0x4019, CTI_TRIGOUT5 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[56]	IDhi24	IDhi24 corresponds to Common event 0x4018, CTI_TRIGOUT4 0b1 The Common event is implemented.	0b1
[55:52]	RES0	Reserved	RES0
[51]	IDhi19	IDhi19 corresponds to Common event 0x4013, TRCEXTOUT3 0b1 The Common event is implemented.	0b1
[50]	IDhi18	IDhi18 corresponds to Common event 0x4012, TRCEXTOUT2 0b1 The Common event is implemented.	0b1
[49]	IDhi17	IDhi17 corresponds to Common event 0x4011, TRCEXTOUT1 0b1 The Common event is implemented.	0b1
[48]	IDhi16	IDhi16 corresponds to Common event 0x4010, TRCEXTOUT0 0b1 The Common event is implemented.	0b1
[47]	RES0	Reserved	RES0
[46]	IDhi14	IDhi14 corresponds to Common event 0x400E, TRB_TRIG 0b0 The Common event is not implemented, or not counted.	0b0
[45]	RES0	Reserved	RES0
[44]	IDhi12	IDhi12 corresponds to Common event 0x400C, TRB_WRAP 0b1 The Common event is implemented.	0b1
[43]	IDhi11	IDhi11 corresponds to Common event 0x400B, L3D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[42]	IDhi10	IDhi10 corresponds to Common event 0x400A, L2I_CACHE_LMISS 0b1 The Common event is implemented.	0b1
[41]	IDhi9	IDhi9 corresponds to Common event 0x4009, L2D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[40:39]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[38]	IDhi6	IDhi6 corresponds to Common event 0x4006, L1I_CACHE_LMISS 0b1 The Common event is implemented.	0b1
[37]	IDhi5	IDhi5 corresponds to Common event 0x4005, STALL_BACKEND_MEM 0b1 The Common event is implemented.	0b1
[36]	IDhi4	IDhi4 corresponds to Common event 0x4004, CNT_CYCLES 0b1 The Common event is implemented.	0b1
[35]	IDhi3	IDhi3 corresponds to Common event 0x4003, SAMPLE_COLLISION 0b1 The Common event is implemented. This value applies when SPE. 0b0 The Common event is not implemented, or not counted. This value applies when !SPE.	The reset values can be the following: 0b1, 0b0, respective to the value.
[34]	IDhi2	IDhi2 corresponds to Common event 0x4002, SAMPLE_FILTRATE 0b1 The Common event is implemented. This value applies when SPE. 0b0 The Common event is not implemented, or not counted. This value applies when !SPE.	The reset values can be the following: 0b1, 0b0, respective to the value.
[33]	IDhi1	IDhi1 corresponds to Common event 0x4001, SAMPLE_FEED 0b1 The Common event is implemented. This value applies when SPE. 0b0 The Common event is not implemented, or not counted. This value applies when !SPE.	The reset values can be the following: 0b1, 0b0, respective to the value.

Bits	Name	Description	Reset
[32]	IDhi0	IDhi0 corresponds to Common event 0x4000, SAMPLE_POP 0b1 The Common event is implemented. This value applies when SPE. 0b0 The Common event is not implemented, or not counted. This value applies when !SPE.	The reset values can be the following: 0b1, 0b0, respective to the value.
[31]	ID31	ID31 corresponds to Common event 0x001F, L1D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted.	0b0
[30]	ID30	ID30 corresponds to Common event 0x001E, CHAIN 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x001D, BUS_CYCLES 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x001C, TTBR_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[27]	ID27	ID27 corresponds to Common event 0x001B, INST_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x001A, MEMORY_ERROR 0b0 The Common event is not implemented, or not counted.	0b0
[25]	ID25	ID25 corresponds to Common event 0x0019, BUS_ACCESS 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0018, L2D_CACHE_WB 0b1 The Common event is implemented.	0b1
[23]	ID23	ID23 corresponds to Common event 0x0017, L2D_CACHE_REFILL 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[22]	ID22	ID22 corresponds to Common event 0x0016, L2D_CACHE 0b1 The Common event is implemented.	0b1
[21]	ID21	ID21 corresponds to Common event 0x0015, L1D_CACHE_WB 0b1 The Common event is implemented.	0b1
[20]	ID20	ID20 corresponds to Common event 0x0014, L1I_CACHE 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0013, MEM_ACCESS 0b1 The Common event is implemented.	0b1
[18]	ID18	ID18 corresponds to Common event 0x0012, BR_PRED 0b1 The Common event is implemented.	0b1
[17]	ID17	ID17 corresponds to Common event 0x0011, CPU_CYCLES 0b1 The Common event is implemented.	0b1
[16]	ID16	ID16 corresponds to Common event 0x0010, BR_MIS_PRED 0b1 The Common event is implemented.	0b1
[15]	ID15	ID15 corresponds to Common event 0x000F, UNALIGNED_LDST_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[14]	ID14	ID14 corresponds to Common event 0x000E, BR_RETURN_RETIRED 0b1 The Common event is implemented.	0b1
[13]	ID13	ID13 corresponds to Common event 0x000D, BR_IMMED_RETIRED 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x000C, PC_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[11]	ID11	ID11 corresponds to Common event 0x000B, CID_WRITE_RETIRED 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[10]	ID10	ID10 corresponds to Common event 0x000A, EXC_RETURN 0b1 The Common event is implemented.	0b1
[9]	ID9	ID9 corresponds to Common event 0x0009, EXC_TAKEN 0b1 The Common event is implemented.	0b1
[8]	ID8	ID8 corresponds to Common event 0x0008, INST_RETIRED 0b1 The Common event is implemented.	0b1
[7]	ID7	ID7 corresponds to Common event 0x0007, ST_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[6]	ID6	ID6 corresponds to Common event 0x0006, LD_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[5]	ID5	ID5 corresponds to Common event 0x0005, L1D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0004, L1D_CACHE 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0003, L1D_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0002, L1I_TLB_REFILL 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0001, L1I_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0000, SW_INCR 0b1 The Common event is implemented.	0b1

Access

MRS <Xt>, PMCEID0_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b110

Accessibility

MRS <Xt>, PMCEID0_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
HDFGRTR_EL2.PMCEIDn_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMCEID0_ELO;
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMCEIDn_EL0 == '1'
then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif MDCR_EL3.TPM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = PMCEID0_ELO;
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif MDCR_EL3.TPM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = PMCEID0_ELO;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = PMCEID0_ELO;

```

A.9.2 PMCEID1_ELO, Performance Monitors Common Event Identification Register 1

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the ranges 0x0020 to 0x003F and 0x4020 to 0x403F.

For more information about the Common events and the use of the PMCEID<n>_ELO registers see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

AArch64 register PMCEID1_ELO bits [31:0] are architecturally mapped to External register [B.6.102 PMCEID1, Performance Monitors Common Event Identification register 1](#) on page 1110 bits [31:0].

AArch64 register PMCEID1_ELO bits [63:32] are architecturally mapped to External register [B.6.104 PMCEID3, Performance Monitors Common Event Identification register 3](#) on page 1118 bits [31:0].

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

0000	0000	xx00	x000	xxxx	xxxx	x111	x111	1111	1110	1111	1110	1010	1111	1111	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-140: AARCH64_PMCEID1_ELO bit assignments




Table A-353: PMCEID1_ELO bit descriptions

Bits	Name	Description	Reset
[63]	IDhi31	IDhi31 corresponds to Common event 0x403F, TME_FAILURE_WSET 0b0 The Common event is not implemented, or not counted.	0b0
[62]	IDhi30	IDhi30 corresponds to Common event 0x403E, TME_FAILURE_TLBI 0b0 The Common event is not implemented, or not counted.	0b0
[61]	IDhi29	IDhi29 corresponds to Common event 0x403D, TME_FAILURE_SIZE 0b0 The Common event is not implemented, or not counted.	0b0
[60]	IDhi28	IDhi28 corresponds to Common event 0x403C, TME_FAILURE_MEM 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[59]	IDHi27	IDHi27 corresponds to Common event 0x403B, TME_FAILURE_IMP 0b0 The Common event is not implemented, or not counted.	0b0
[58]	IDHi26	IDHi26 corresponds to Common event 0x403A, TME_FAILURE_ERR 0b0 The Common event is not implemented, or not counted.	0b0
[57]	IDHi25	IDHi25 corresponds to Common event 0x4039, TME_FAILURE_NEST 0b0 The Common event is not implemented, or not counted.	0b0
[56]	IDHi24	IDHi24 corresponds to Common event 0x4038, TME_FAILURE_CNCL 0b0 The Common event is not implemented, or not counted.	0b0
[55:54]	RES0	Reserved	RES0
[53]	IDHi21	IDHi21 corresponds to Common event 0x4035, TME_CPU_CYCLES_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[52]	IDHi20	IDHi20 corresponds to Common event 0x4034, TME_INST_RETIRED_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[51]	RES0	Reserved	RES0
[50]	IDHi18	IDHi18 corresponds to Common event 0x4032, TME_TRANSACTION_FAILED 0b0 The Common event is not implemented, or not counted.	0b0
[49]	IDHi17	IDHi17 corresponds to Common event 0x4031, TCOMMIT_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[48]	IDHi16	IDHi16 corresponds to Common event 0x4030, TSTART_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[47:39]	RES0	Reserved	RES0
[38]	IDHi6	IDHi6 corresponds to Common event 0x4026, MEM_ACCESS_CHECKED_WR 0b1 The Common event is implemented.	0b1
[37]	IDHi5	IDHi5 corresponds to Common event 0x4025, MEM_ACCESS_CHECKED_RD 0b1 The Common event is implemented.	0b1
[36]	IDHi4	IDHi4 corresponds to Common event 0x4024, MEM_ACCESS_CHECKED 0b1 The Common event is implemented.	0b1
[35]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[34]	IDhi2	IDhi2 corresponds to Common event 0x4022, ST_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[33]	IDhi1	IDhi1 corresponds to Common event 0x4021, LD_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[32]	IDhi0	IDhi0 corresponds to Common event 0x4020, LDST_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[31]	ID31	ID31 corresponds to Common event 0x003F, STALL_SLOT 0b1 The Common event is implemented.	0b1
[30]	ID30	ID30 corresponds to Common event 0x003E, STALL_SLOT_FRONTEND 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x003D, STALL_SLOT_BACKEND 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x003C, STALL 0b1 The Common event is implemented.	0b1
[27]	ID27	ID27 corresponds to Common event 0x003B, OP_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x003A, OP_RETIRED 0b1 The Common event is implemented.	0b1
[25]	ID25	ID25 corresponds to Common event 0x0039, L1D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0038, REMOTE_ACCESS_RD 0b0 The Common event is not implemented, or not counted.	0b0
[23]	ID23	ID23 corresponds to Common event 0x0037, LL_CACHE_MISS_RD 0b1 The Common event is implemented.	0b1
[22]	ID22	ID22 corresponds to Common event 0x0036, LL_CACHE_RD 0b1 The Common event is implemented.	0b1
[21]	ID21	ID21 corresponds to Common event 0x0035, ITLB_WALK 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[20]	ID20	ID20 corresponds to Common event 0x0034, DTLB_WALK 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0033, LL_CACHE_MISS 0b1 The Common event is implemented.	0b1
[18]	ID18	ID18 corresponds to Common event 0x0032, LL_CACHE 0b1 The Common event is implemented.	0b1
[17]	ID17	ID17 corresponds to Common event 0x0031, REMOTE_ACCESS 0b1 The Common event is implemented.	0b1
[16]	ID16	ID16 corresponds to Common event 0x0030, L2I_TLB 0b0 The Common event is not implemented, or not counted.	0b0
[15]	ID15	ID15 corresponds to Common event 0x002F, L2D_TLB 0b1 The Common event is implemented.	0b1
[14]	ID14	ID14 corresponds to Common event 0x002E, L2I_TLB_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[13]	ID13	ID13 corresponds to Common event 0x002D, L2D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x002C, L3D_CACHE_WB 0b0 The Common event is not implemented, or not counted.	0b0
[11]	ID11	ID11 corresponds to Common event 0x002B, L3D_CACHE 0b1 The Common event is implemented.	0b1
[10]	ID10	ID10 corresponds to Common event 0x002A, L3D_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[9]	ID9	ID9 corresponds to Common event 0x0029, L3D_CACHE_ALLOCATE 0b1 The Common event is implemented.	0b1
[8]	ID8	ID8 corresponds to Common event 0x0028, L2I_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[7]	ID7	ID7 corresponds to Common event 0x0027, L2I_CACHE 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[6]	ID6	ID6 corresponds to Common event 0x0026, L1I_TLB 0b1 The Common event is implemented.	0b1
[5]	ID5	ID5 corresponds to Common event 0x0025, L1D_TLB 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0024, STALL_BACKEND 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0023, STALL_FRONTEND 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0022, BR_MIS_PRED_RETIRED 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0021, BR_RETIRED 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0020, L2D_CACHE_ALLOCATE 0b1 The Common event is implemented.	0b1

Access

MRS <Xt>, PMCEID1_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b111

Accessibility

MRS <Xt>, PMCEID1_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
HDFGRTR_EL2.PMCEIDn_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);

```

```

else
    X[t, 64] = PMCEID1_EL0;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMCEIDn_EL0 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMCEID1_EL0;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elseif MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMCEID1_EL0;
elseif PSTATE.EL == EL3 then
    X[t, 64] = PMCEID1_EL0;

```

A.9.3 PMCR_EL0, Performance Monitors Control Register

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Configurations

AArch64 register PMCR_EL0 bits [31:0] are architecturally mapped to External register [B.6.100 PMCR_EL0, Performance Monitors Control Register](#) on page 1102 bits [31:0].

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

RAZW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	xxxx	xxxx	xxxx	xxxx	xxx0	x000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-141: AARCH64_PMCR_EL0 bit assignments




Table A-355: PMCR_EL0 bit descriptions

Bits	Name	Description	Reset
[63:33]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[32]	FZS	<p>When FEAT_SPEv1p2 is implemented and FEAT_SPE_DPFZS is implemented</p> <p>Freeze-on-SPE event.</p> <p>Stop counters when AArch64-PMBLIMITR_EL1.{PMFZ,E} == {1,1} and AArch64-PMBSR_EL1.S == 1.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is AArch64-MDCR_EL2.HPMN. - If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0</p> <p>Do not freeze on a Statistical Profiling Buffer Management event.</p> <p>0b1</p> <p>Affected counters do not count following a Statistical Profiling Buffer Management event.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters AArch64-PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters AArch64-PMEVCNTR<n>_ELO. <p>Other event counters and AArch64-PMCCNTR_ELO are not affected by this field.</p> <p>When FEAT_SPEv1p2 is implemented</p> <p>Freeze-on-SPE event.</p> <p>Stop counters when AArch64-PMBLIMITR_EL1.{PMFZ,E} == {1,1} and AArch64-PMBSR_EL1.S == 1.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is AArch64-MDCR_EL2.HPMN. - If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0</p> <p>Do not freeze on a Statistical Profiling Buffer Management event.</p> <p>0b1</p> <p>Affected counters do not count following a Statistical Profiling Buffer Management event.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters AArch64-PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters AArch64-PMEVCNTR<n>_ELO. <p>Other event counters and AArch64-PMCCNTR_ELO are not affected by this field.</p> <p>Otherwise</p> <p>RES0</p>	xxxx
[31:24]	RAZ	Reserved	RAZ
[23:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:11]	N	<p>Indicates the number of event counters implemented. This value is in the range of 0b00000-0b11111. If the value is 0b00000, then only AArch64-PMCCNTR_ELO is implemented. If the value is 0b11111, then AArch64-PMCCNTR_ELO and 31 event counters are implemented.</p> <p>When EL2 is implemented and enabled for the current Security state, reads of this field from EL1 and EL0 return the value of AArch64-MDCR_EL2.HPMN.</p> <p>0b10100 Twenty event counters and the cycle counter implemented.</p> <p>0b11111 Thirty-one event counters and the cycle counter implemented.</p>	The reset values can be the following: 0b10100, 0b11111, respective to the value.
[10]	RES0	Reserved	RES0
[9]	FZO	<p>Freeze-on-overflow.</p> <p>Stop event counters on overflow.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is AArch64-MDCR_EL2.HPMN. If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0 Do not freeze on overflow.</p> <p>0b1 Affected counters do not count when AArch64-PMOVSLR_ELO[(PMN-1):0] is nonzero.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters AArch64-PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters AArch64-PMEVCNTR<n>_ELO. If PMCR_ELO.DP is 1, the cycle counter AArch64-PMCCNTR_ELO. <p>Other event counters are not affected by this field.</p> <p>When PMCR_ELO.DP is 0, AArch64-PMCCNTR_ELO is not affected by this field.</p>	x
[8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7]	LP	<p>Long event counter enable.</p> <p>Determines which event counter bit generates an overflow recorded by AArch32-PMOVSr[n].</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is AArch64-MDCR_EL2.HPMN. If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0</p> <p>Affected counters overflow on unsigned overflow of AArch64-PMEVCNTR<n>_ELO[31:0].</p> <p>0b1</p> <p>Affected counters overflow on unsigned overflow of AArch64-PMEVCNTR<n>_ELO[63:0].</p> <p>When the PMU exception is enabled, the Effective value of this field is 0b1.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters AArch64-PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters AArch64-PMEVCNTR<n>_ELO. <p>Other event counters and AArch64-PMCCNTR_ELO are not affected by this field.</p>	x
[6]	RES1	Reserved	RES1

Bits	Name	Description	Reset
[5]	DP	<p>Disable cycle counter when event counting is prohibited.</p> <p>0b0</p> <p>Cycle counting by AArch64-PMCCNTR_ELO is not affected by this mechanism.</p> <p>0b1</p> <p>Cycle counting by AArch64-PMCCNTR_ELO is disabled in prohibited regions and when event counting is frozen:</p> <ul style="list-style-type: none"> • If FEAT_PMUv3p1 is implemented, EL2 is implemented, and AArch64-MDCR_EL2.HPMD is 1, then cycle counting by AArch64-PMCCNTR_ELO is disabled at EL2. • If FEAT_PMUv3p7 is implemented, EL3 is implemented and using AArch64, and AArch64-MDCR_EL3.MPMX is 1, then cycle counting by AArch64-PMCCNTR_ELO is disabled at EL3. • If FEAT_PMUv3p7 is implemented and event counting is frozen by PMCR_ELO.FZO, then cycle counting by AArch64-PMCCNTR_ELO is disabled. • If FEAT_SPE_DPFZS is implemented and event counting is frozen by PMCR_ELO.FZS, then cycle counting by AArch64-PMCCNTR_ELO is disabled. • If EL3 is implemented, AArch64-MDCR_EL3.SPME is 0, and either FEAT_PMUv3p7 is not implemented or AArch64-MDCR_EL3.MPMX is 0, then cycle counting by AArch64-PMCCNTR_ELO is disabled at EL3 and in Secure state. <p>The conditions when this field disables the cycle counter are the same as when event counting by an event counter AArch64-PMEVCNTR<n>_ELO is prohibited or frozen, when either EL2 is not implemented or n is less than AArch64-MDCR_EL2.HPMN.</p> <p>If FEAT_PMUv3p7 and FEAT_SPEv1p2 are implemented, meaning PMCR_ELO.FZS is implemented, and FEAT_SPE_DPFZS is not implemented, then cycle counting cycle counting by PMCCNTR_ELO is not affected by PMCR_ELO.FZS.</p> <p>For more information, see <i>Prohibiting event and cycle counting</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p>	x
[4]	RAZ/WI	Reserved	RAZ/WI
[3]	RES0	Reserved	RES0
[2]	C	<p>Cycle counter reset. The effects of writing to this bit are:</p> <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>Reset AArch64-PMCCNTR_ELO to zero.</p> <p>Resetting AArch64-PMCCNTR_ELO does not change the cycle counter overflow bit. If FEAT_PMUv3p5 is implemented, the value of PMCR_ELO.LC is ignored, and bits [63:0] of the cycle counter are reset.</p> <p>Access to this field is: WO/RAZ</p>	0b0

Bits	Name	Description	Reset
[1]	P	<p>Event counter reset.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented and is using AArch64, PMN is AArch64-MDCR_EL2.HPMN. <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>If n is in the range of affected event counters, resets each event counter AArch64-PMEVCNTR<n>_ELO to zero.</p> <p>The effects of writing to this bit are:</p> <ul style="list-style-type: none"> If EL2 is implemented and enabled in the current Security state, in ELO and EL1, if PMN is not 0, a write of 1 to this bit resets event counters in the range [0 .. (PMN-1)]. If EL2 is disabled in the current Security state, a write of 1 to this bit resets all the event counters. In EL2 and EL3, a write of 1 to this bit resets all the event counters. This field does not affect the operation of other event counters and AArch64-PMCCNTR_ELO. <p>Resetting the event counters does not change the event counter overflow bits. If FEAT_PMUv3p5 is implemented, the values of AArch64-MDCR_EL2.HLP and PMCR_ELO.LP are ignored, and bits [63:0] of all affected event counters are reset.</p> <p>Access to this field is: WO/RAZ</p>	0b0
[0]	E	<p>Enable.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented, then PMN is AArch64-MDCR_EL2.HPMN. If EL2 is not implemented, then PMN is PMCR_ELO.N. <p>0b0</p> <p>Affected counters are disabled and do not count.</p> <p>0b1</p> <p>Affected counters are enabled by AArch64-PMCNTENSET_ELO.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters AArch64-PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters AArch64-PMEVCNTR<n>_ELO. The cycle counter AArch64-PMCCNTR_ELO. <p>Other event counters are not affected by this field.</p>	0b0

Access

MRS <Xt>, PMCR_ELO

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b000

MSR PMCR_ELO, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b000

Accessibility

MRS <Xt>, PMCR_ELO

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMCR_ELO;
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif MDCR_EL3.TPM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    X[t, 64] = PMCR_ELO;
            elsif PSTATE.EL == EL2 then
                if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
                    UNDEFINED;
                elsif MDCR_EL3.TPM == '1' then
                    if Halted() && EDSCR.SDD == '1' then
                        UNDEFINED;
                    else
                        AArch64.SystemAccessTrap(EL3, 0x18);
                    else
                        X[t, 64] = PMCR_ELO;
            elsif PSTATE.EL == EL3 then
                X[t, 64] = PMCR_ELO;

```

MSR PMCR_ELO, <Xt>

```

if PSTATE.EL == EL0 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;

```

```

    elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11' && SCR_EL3.FGTEn == '1' &&
HDFGWTR_EL2.PMCR_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif MDCR_EL3.TPM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                PMCR_EL0 = X[t, 64];
        elsif PSTATE.EL == EL1 then
            if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.PMCR_EL0 == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() && MDCR_EL2.TPMCR == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif MDCR_EL3.TPM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    PMCR_EL0 = X[t, 64];
        elsif PSTATE.EL == EL2 then
            if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
                UNDEFINED;
            elsif MDCR_EL3.TPM == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                PMCR_EL0 = X[t, 64];
        elsif PSTATE.EL == EL3 then
            PMCR_EL0 = X[t, 64];

```

A.9.4 PMMIR_EL1, Performance Monitors Machine Identification Register

Describes Performance Monitors parameters specific to the implementation to software.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Performance Monitors registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	0000	0101
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-142: AARCH64_PMMIR_EL1 bit assignments




Table A-358: PMMIR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:24]	RES0	Reserved	RES0
[23:20]	THWIDTH	AArch64-PMEVTYPER<n>_ELO.TH width. Indicates implementation of the FEAT_PMUv3_TH feature, and, if implemented, the size of the AArch64-PMEVTYPER<n>_ELO.TH field. 0b0000 FEAT_PMUv3_TH is not implemented.	0b0000
[19:16]	BUS_WIDTH	Bus width. Indicates the number of bytes each BUS_ACCESS event relates to. Encoded as Log ₂ (number of bytes), plus one. 0b0000 The information is not available.	0b0000
[15:8]	BUS_SLOTS	Bus count. The largest value by which the BUS_ACCESS event might increment in a single BUS_CYCLES cycle. 0b00000000 The largest value by which the BUS_ACCESS PMU event may increment in one cycle is 0.	0x00
[7:0]	SLOTS	Operation width. The largest value by which the STALL_SLOT event might increment in a single cycle. If the STALL_SLOT event is not implemented, this field might read as zero. 0b00000101 The largest value by which the STALL_SLOT PMU event may increment in one cycle is 5.	0x05

Access

MRS <Xt>, PMMIR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1110	0b110

Accessibility

MRS <Xt>, PMMIR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMMIR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMMIR_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && MDCR_EL3.TPM == '1' then
            UNDEFINED;
        elsif MDCR_EL3.TPM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMMIR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = PMMIR_EL1;

```

A.10 AArch64 RAS registers summary

The following summary table provides an overview of all RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-360: RAS registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DISR_EL1	3	0	C12	C1	1	See individual bit resets.	64-bit	Deferred Interrupt Status Register
ERRIDR_EL1	3	0	C5	C3	0	See individual bit resets.	64-bit	Error Record ID Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
ERRSELR_EL1	3	0	C5	C3	1	See individual bit resets.	64-bit	Error Record Select Register
ERXADDR_EL1	3	0	C5	C4	3	See individual bit resets.	64-bit	Selected Error Record Address Register
ERXCTLR_EL1	3	0	C5	C4	1	See individual bit resets.	64-bit	Selected Error Record Control Register
ERXFR_EL1	3	0	C5	C4	0	See individual bit resets.	64-bit	Selected Error Record Feature Register
ERXMISCO_EL1	3	0	C5	C5	0	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 0
ERXMISC1_EL1	3	0	C5	C5	1	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 1
ERXMISC2_EL1	3	0	C5	C5	2	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 2
ERXMISC3_EL1	3	0	C5	C5	3	See individual bit resets.	64-bit	Selected Error Record Miscellaneous Register 3
ERXPFGCDN_EL1	3	0	C5	C4	6	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Countdown Register
ERXPFGCTL_EL1	3	0	C5	C4	5	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Control Register
ERXPFGF_EL1	3	0	C5	C4	4	See individual bit resets.	64-bit	Selected Pseudo-fault Generation Feature Register
ERXSTATUS_EL1	3	0	C5	C4	2	See individual bit resets.	64-bit	Selected Error Record Primary Status Register
VDISR_EL2	3	4	C12	C1	1	See individual bit resets.	64-bit	Virtual Deferred Interrupt Status Register
VSESR_EL2	3	4	C5	C2	3	See individual bit resets.	64-bit	Virtual SError Exception Syndrome Register

A.10.1 ERRIDR_EL1, Error Record ID Register

Defines the highest numbered index of the error records that can be accessed through the Error Record System registers.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-143: AARCH64_ERRIDR_EL1 bit assignments




Table A-361: ERRIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:16]	RES0	Reserved	RES0
[15:0]	NUM	<p>Highest numbered index of the records that can be accessed through the Error Record System registers plus one. Zero indicates no records can be accessed through the Error Record System registers.</p> <p>Each implemented record is owned by a node. A node might own multiple records.</p> <p>0b0000000000000001 One record present.</p> <p>0b0000000000000010 Two records present.</p> <p>0b0000000000000011 Three records present.</p> <p>0b0000000000000100 Four records present.</p>	<p>The reset values can be the following: 0b0000000000000001, 0b0000000000000010, 0b0000000000000011, 0b0000000000000100, respective to the value.</p>

Access

MRS <Xt>, ERRIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b000

Accessibility

MRS <Xt>, ERRIDR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERRIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERRIDR_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERRIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = ERRIDR_EL1;

```

A.10.2 ERRSEL_EL1, Error Record Select Register

Selects an error record to be accessed through the Error Record System registers.

Configurations

If AArch64-ERRIDR_EL1 indicates that zero error records are implemented, then it is IMPLEMENTATION DEFINED whether ERRSEL_EL1 is UNDEFINED or RES0.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0	



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-144: AARCH64_ERRSELR_EL1 bit assignments




Table A-363: ERRSELR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:2]	RES0	Reserved	RES0
[1]	SEL_1	When FEAT_SME is implemented This field, evaluated with ERRSELR.SEL, Selects the error record accessed through the ERX registers. For a description of the values derived by evaluating SEL_1 and SEL together, see ERRSELR_EL1.SEL. Otherwise Reserved, RES0, and the Effective value of this bit is 0b0.	'0'
[0]	SEL	When FEAT_SME is implemented This field, evaluated with ERRSELR.SEL_1, Selects the error record accessed through the ERX registers. See table: Table A-364: SEL_1 description on page 571 Otherwise 0b0 Selects record 0, containing errors from DSU RAMs 0b1 Selects record 1, containing errors from Core RAMs	'0'

Table A-364: SEL_1 description

SEL_1	SEL	Meaning
0b0	0b0	Selects record 0, containing errors from DSU RAMs
0b0	0b1	Selects record 1, containing errors from Core RAMs
0b1	0b0	Selects record 2, containing errors from SME2 unit 0 RAMs
0b1	0b1	Selects record 3, containing errors from SME2 unit 1 RAMs

Access

MRS <Xt>, ERRSELR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b001

MSR ERRSELR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b001

Accessibility

MRS <Xt>, ERRSELR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERRSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERRSELR_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERRSELR_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERRSELR_EL1;

```

MSR ERRSELR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERRSELR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERRSELR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then

```

```

        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERRSELR_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        ERRSELR_EL1 = X[t, 64];

```

A.10.3 ERXADDR_EL1, Selected Error Record Address Register

Accesses ext-ERR<n>ADDR for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-145: AARCH64_ERXADDR_EL1 bit assignments




Table A-367: ERXADDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63]	NS	Non-secure attribute. 0b0 AArch64-ERXADDR.PADDR is a Secure address. 0b1 AArch64-ERXADDR.PADDR is a Non-secure address.	x
[62:40]	RES0	Reserved	RES0
[39:0]	PADDR	Physical Address. Address of the recorded location.	40 {x}

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXADDR_EL1 is RAZ/WI.
- Direct reads and writes of ERXADDR_EL1 are NOPs.
- Direct reads and writes of ERXADDR_EL1 are UNDEFINED.

ext-ERR<n>ADDR describes additional constraints that also apply when ext-ERR<n>ADDR is accessed through ERXADDR_EL1.

MRS <Xt>, ERXADDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b011

MSR ERXADDR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b011

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXADDR_EL1 is RAZ/WI.
- Direct reads and writes of ERXADDR_EL1 are NOPs.
- Direct reads and writes of ERXADDR_EL1 are UNDEFINED.

ext-ERR<n>ADDR describes additional constraints that also apply when ext-ERR<n>ADDR is accessed through ERXADDR_EL1.

MRS <Xt>, ERXADDR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGTR_EL2.ERXADDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = ERXADDR_EL1;
    end
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = ERXADDR_EL1;
    end
elsif PSTATE.EL == EL3 then
    X[t, 64] = ERXADDR_EL1;
end

```

MSR ERXADDR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGWTR_EL2.ERXADDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        ERXADDR_EL1 = X[t, 64];
    end
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        ERXADDR_EL1 = X[t, 64];
    end
elsif PSTATE.EL == EL3 then
    ERXADDR_EL1 = X[t, 64];
end

```

A.10.4 ERXCTLR_EL1, Selected Error Record Control Register

Accesses ext-ERR<n>CTLR for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-146: AARCH64_ERXCTLR_EL1 bit assignments




Table A-370: ERXCTLR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:9]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[8]	CFI	<p>When ERXFR.CFI == 0b11</p> <p>Fault handling interrupt for Corrected errors on reads enable.</p> <p>When AArch64-ERXFR.CFI == 0b11, this field is named RCFI.</p> <p>When enabled:</p> <ul style="list-style-type: none"> If the node implements Corrected error counters for reads, then the fault handling interrupt is generated when a counter overflows and the overflow bit for the counter is set to 1. For more information, see AArch64-ERXMISC0. - Otherwise, the fault handling interrupt is also generated for errors recorded as Corrected error on reads. <p>0b0</p> <p>Fault handling interrupt not generated for Corrected errors on reads.</p> <p>0b1</p> <p>Fault handling interrupt generated for Corrected errors on reads.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p> <p>When ERXFR.CFI == 0b10</p> <p>Fault handling interrupt for Corrected errors enable.</p> <p>When AArch64-ERXFR.CFI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled:</p> <ul style="list-style-type: none"> If the node implements Corrected error counters, then the fault handling interrupt is generated when a counter overflows and the overflow bit for the counter is set to 1. For more information, see AArch64-ERXMISC0. - Otherwise, the fault handling interrupt is also generated for all errors recorded as Corrected error. <p>0b0</p> <p>Fault handling interrupt not generated for Corrected errors.</p> <p>0b1</p> <p>Fault handling interrupt generated for Corrected errors.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p> <p>Otherwise</p> <p>RES0</p>	x
[7:4]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[3]	FI	<p>When ERXFR.FI == 0b11</p> <p>Fault handling interrupt on reads enable.</p> <p>When AArch64-ERXFR.FI == 0b11, this field is named RFI.</p> <p>When enabled:</p> <ul style="list-style-type: none"> The fault handling interrupt is generated for errors recorded as either Deferred error or Uncorrected error on reads. - If the corresponding fault handling interrupt for Corrected errors control is not implemented: - If the node implements Corrected error counters for reads, then the fault handling interrupt is also generated when a counter overflows and the overflow bit for the counter is set to 1. - Otherwise, the fault handling interrupt is also generated for errors recorded as Corrected error on reads. <p>0b0</p> <p>Fault handling interrupt on reads disabled.</p> <p>0b1</p> <p>Fault handling interrupt on reads enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p> <p>When ERXFR.FI == 0b10</p> <p>Fault handling interrupt enable.</p> <p>When AArch64-ERXFR.FI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled:</p> <ul style="list-style-type: none"> The fault handling interrupt is generated for all errors recorded as either Deferred error or Uncorrected error. - If the fault handling interrupt for Corrected errors control is not implemented: - If the node implements Corrected error counters, then the fault handling interrupt is also generated when a counter overflows and the overflow bit for the counter is set to 1. - Otherwise, the fault handling interrupt is also generated for all errors recorded as Corrected error. <p>0b0</p> <p>Fault handling interrupt disabled.</p> <p>0b1</p> <p>Fault handling interrupt enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p> <p>Otherwise</p> <p>RES0</p>	x

Bits	Name	Description	Reset
[2]	UI	<p>When ERXFR.UI == 0b10</p> <p>Uncorrected error recovery interrupt enable.</p> <p>When AArch64-ERXFR.UI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled, the error recovery interrupt is generated for all errors recorded as Uncorrected error.</p> <p>0b0</p> <p>Error recovery interrupt disabled.</p> <p>0b1</p> <p>Error recovery interrupt enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p> <p>When ERXFR.UI == 0b11</p> <p>Uncorrected error recovery interrupt on reads enable.</p> <p>When AArch64-ERXFR.UI == 0b11, this field is named RUI.</p> <p>When enabled, the error recovery interrupt is generated for errors recorded as Uncorrected error on reads.</p> <p>0b0</p> <p>Error recovery interrupt on reads disabled.</p> <p>0b1</p> <p>Error recovery interrupt on reads enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p> <p>Otherwise</p> <p>RES0</p>	x
[1]	RES0	Reserved	RES0
[0]	ED	<p>When ERXFR.ED == 0b10</p> <p>Error reporting and logging enable. When disabled, the node behaves as if error detection and correction are disabled, and no errors are recorded or signaled by the node.</p> <p>0b0</p> <p>Error reporting disabled.</p> <p>0b1</p> <p>Error reporting enabled.</p> <p>This field is set to 0 on Cold reset</p> <p>Otherwise</p> <p>RES0</p>	x

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXCTLR_EL1 is RAZ/WI.
- Direct reads and writes of ERXCTLR_EL1 are NOPs.
- Direct reads and writes of ERXCTLR_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>CTLR is not present, meaning reads and writes of ERXCTLR_EL1 are **RES0**.

MRS <Xt>, ERXCTLR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b001

MSR ERXCTLR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b001

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXCTLR_EL1 is RAZ/WI.
- Direct reads and writes of ERXCTLR_EL1 are NOPs.
- Direct reads and writes of ERXCTLR_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>CTLR is not present, meaning reads and writes of ERXCTLR_EL1 are RES0.

MRS <Xt>, ERXCTLR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGTR_EL2.ERXCTLR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXCTLR_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERXCTLR_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERXCTLR_EL1;

```

MSR ERXCTLR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXCTLR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXCTLR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXCTLR_EL1 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        ERXCTLR_EL1 = X[t, 64];

```

A.10.5 ERXFR_EL1, Selected Error Record Feature Register

Accesses ext-ERR<n>FR for the error record <n> selected by AArch64-ERRSEL_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	x101	0001	xxxx	xxxx	xxxx	xxxx	1xxx	xx00	0001	0000	1010	1001	1010	xx10
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-147: AARCH64_ERXFR_EL1 bit assignments




Table A-373: ERXFR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:55]	RES0	Reserved	RES0
[54:53]	CE	Corrected Error recording. Describes the types of Corrected errors the node can record, if any. 0b10 Records only non-specific Corrected errors. That is, Corrected errors recorded by setting ext-ERXSTATUS_EL1.CE to 0b10.	0b10
[52]	DE	Deferred Error recording. Describes whether the node supports recording Deferred errors. 0b1 Records Deferred errors.	0b1
[51]	UEO	Latent or Restartable Error recording. Describes whether the node supports recording Latent or Restartable errors. 0b0 Does not record Latent or Restartable errors.	0b0
[50]	UER	Signaled or Recoverable Error recording. Describes whether the node supports recording Signaled or Recoverable errors. 0b0 Does not record Signaled or Recoverable errors.	0b0
[49]	UEU	Unrecoverable Error recording. Describes whether the node supports recording Unrecoverable errors. 0b0 Does not record Unrecoverable errors.	0b0
[48]	UC	Uncontainable Error recording. Describes whether the node supports recording Uncontainable errors. 0b1 Records Uncontainable errors.	0b1

Bits	Name	Description	Reset
[47:32]	RES0	Reserved	RES0
[31]	FRX	Feature Register extension. Defines whether AArch64-ERXFR_EL1[63:48] are architecturally defined. 0b1 AArch64-ERXFR_EL1[63:48] are defined by the architecture.	0b1
[30:26]	RES0	Reserved	RES0
[25:24]	TS	Timestamp Extension. Indicates whether, for each error record <m> owned by this node, AArch64-ERXMISC3_EL1 is used as the timestamp register, and, if it is, the timebase used by the timestamp. 0b00 Does not support a timestamp register. All other values are reserved.	0b00
[23:22]	CI	Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented by the node. 0b00 Does not support the critical error interrupt. AArch64-ERXCTLR_EL1.CI is RES0 . All other values are reserved.	0b00
[21:20]	INJ	Fault Injection Extension. Indicates whether the Common Fault Injection Model Extension is implemented by the node. 0b01 Supports the Common Fault Injection Model Extension. See AArch64-ERXPFGF_EL1 for more information. All other values are reserved.	0b01
[19:18]	CEO	Corrected Error overwrite. Indicates the behavior of the node when a second or subsequent Corrected error is recorded and a first Corrected error has previously been recorded by an error record <m> owned by the node. 0b00 Keeps the previous error syndrome. All other values are reserved. The second or subsequent Corrected error is counted by the Corrected error counter, regardless of the value of this field. If counting the error causes unsigned overflow of the counter, then AArch64-ERXSTATUS_EL1.OF is set to 1. This means that, if no other error is subsequently recorded that overwrites the syndrome: <ul style="list-style-type: none"> If AArch64-ERXFR_EL1.CEO is 0b00, the error record holds the syndrome for the first recorded Corrected error. If AArch64-ERXFR_EL1.CEO is 0b01, the error record holds the syndrome for the most recently recorded Corrected error before the counter overflows. 	0b00
[17:16]	DUI	Error recovery interrupt for deferred errors control. Indicates whether the enabling and disabling of error recovery interrupts on deferred errors is supported by the node. 0b00 Does not support the enabling and disabling of error recovery interrupts on deferred errors. AArch64-ERXCTLR_EL1.DUI is RES0 . All other values are reserved.	0b00

Bits	Name	Description	Reset
[15]	RP	Repeat counter. Indicates whether the node implements a second Corrected error counter in AArch64-ERXMISC0_EL1 for each error record <m> owned by the node that can record countable errors 0b1 Implements a first (repeat) counter and a second (other) counter in AArch64-ERXMISC0_EL1 for each error record <m> owned by the node that can record countable errors. The repeat counter is the same size as the primary error counter.	0b1
[14:12]	CEC	Corrected Error Counter. Indicates whether the node implements the standard Corrected error counter mechanisms in AArch64-ERXMISC0_EL1 for each error record <m> owned by the node that can record countable errors. 0b010 Implements an 8-bit Corrected error counter in AArch64-ERXMISC0_EL1[39:32] for each error record <m> owned by the node that can record countable errors. All other values are reserved. Note: Implementations might include other error counter models, or might include the standard model and not indicate this in AArch64-ERXFR_EL1.	0b010
[11:10]	CFI	Fault handling interrupt for corrected errors control. Indicates whether the enabling and disabling of fault handling interrupts on corrected errors is supported by the node. 0b10 Enabling and disabling of fault handling interrupts on corrected errors is supported and controllable using AArch64-ERXCTLR_EL1.CFI. All other values are reserved.	0b10
[9:8]	UE	In-band error reponse (External Abort). Indicates whether the in-band error response and associated controls are implemented by the node. 0b01 In-band error response is supported and always enabled. AArch64-ERXCTLR_EL1.UE is RES0 .	0b01
[7:6]	FI	Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented by the node. 0b10 Fault handling interrupt is supported and controllable using AArch64-ERXCTLR_EL1.FI.	0b10
[5:4]	UI	Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented by the node. 0b10 Error handling interrupt is supported and controllable using AArch64-ERXCTLR_EL1.UI.	0b10
[3:2]	RES0	Reserved	RES0
[1:0]	ED	Error reporting and logging. Indicates error record <n> is the first record owned the node, and whether the node implements the controls for enabling and disabling error reporting and logging. 0b10 Error reporting and logging is controllable using AArch64-ERXCTLR_EL1.ED. All other values are reserved.	0b10

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXFR_EL1 is RAZ.
- Direct reads of ERXFR_EL1 are NOPs.
- Direct reads of ERXFR_EL1 are UNDEFINED.

MRS <Xt>, ERXFR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b000

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXFR_EL1 is RAZ.
- Direct reads of ERXFR_EL1 are NOPs.
- Direct reads of ERXFR_EL1 are UNDEFINED.

MRS <Xt>, ERXFR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXFR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXFR_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERXFR_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERXFR_EL1;

```

A.10.6 ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0

Accesses ext-ERR<n>MISCO for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx	xx00	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-148: AARCH64_ERXMISC0_EL1 bit assignments




Table A-375: ERXMISC0_EL1 bit descriptions

Bits	Name	Description	Reset
[63:58]	RES0	Reserved	RES0
[57]	SBE_BITPOS_VALID	Bit postion of a corrected error from a RAM protected by ECC Valid	0b0
[56:48]	SBE_BITPOS	Bit postion of a corrected error from a RAM protected by ECC	0b000000000

Bits	Name	Description	Reset
[47]	OFO	<p>Sticky overflow bit, other. Set to 1 when ERXMISCO_EL1.CECO is incremented and wraps through zero.</p> <p>0b0 Other counter has not overflowed.</p> <p>0b1 Other counter has overflowed.</p> <p>A direct write that modifies this bit might indirectly set ERXSTATUS_EL1.OF to an UNKNOWN value and a direct write to ERXSTATUS_EL1.OF that clears it to zero might indirectly set this bit to an UNKNOWN value.</p> <p>Unaffected by Warm reset.</p>	0b0
[46:40]	CECO	<p>Corrected error count, other. Incremented for each countable error that is not accounted for by incrementing ERXMISCO_EL1.CECR.</p> <p>Unaffected by Warm reset.</p>	0b0000000
[39]	OFR	<p>Sticky overflow bit, repeat. Set to 1 when ERXMISCO_EL1.CECR is incremented and wraps through zero.</p> <p>0b0 Repeat counter has not overflowed.</p> <p>0b1 Repeat counter has overflowed.</p> <p>A direct write that modifies this bit might indirectly set ERXSTATUS_EL1.OF to an UNKNOWN value and a direct write to ERXSTATUS_EL1.OF that clears it to zero might indirectly set this bit to an UNKNOWN value.</p> <p>Unaffected by Warm reset.</p>	0b0
[38:32]	CECR	<p>Corrected error count, repeat. Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome.</p>	0b0000000

Bits	Name	Description	Reset
[31:28]	WAY	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L1 Data Cache]</p> <ul style="list-style-type: none"> Indicates which Tag RAM way or data RAM way detected the error. Upper 2 bits are unused. <p>[L2 TLB]</p> <ul style="list-style-type: none"> Indicates which RAM detected an error. The possible values are 0 (RAM 1) to 9 (RAM 10). <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which way detected the error. <p>[L2 Tag Cache]</p> <ul style="list-style-type: none"> Indicates which way detected the error. Upper 1 bit unused. <p>[L2 Data Cache]</p> <ul style="list-style-type: none"> Indicates which way detected the error. <p>[L2 Transaction Queue Cache]</p> <ul style="list-style-type: none"> Unused <p>Unaffected by Warm reset.</p>	0b0000
[27:25]	SUBBANK	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which subbank detected the error, valid for Instruction Data Cache. For Tag errors this field is zero. <p>Unaffected by Warm reset.</p>	0b000
[24:23]	BANK	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Cache]</p> <ul style="list-style-type: none"> Indicates which L2 bank detected the error. Upper 1 bit is unused. <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which bank detected the error, valid for Instruction Cache. Upper 1 bit is unused <p>Unaffected by Warm reset.</p>	0b00

Bits	Name	Description	Reset
[22:19]	SUBARRAY	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Tag Cache]</p> <ul style="list-style-type: none"> Indicates which tag bank detected the error. Only values from 0b00 to 0b11 are possible. <p>[L2 Data Cache]</p> <ul style="list-style-type: none"> Indicates which data granule detected the error. Possible values vary with the granule size. <p>[L2 Transaction Queue Cache]</p> <ul style="list-style-type: none"> Indicates which data granule detected the error. Only values from 0b00 to 0b11 are possible. <p>[L1 Tag Cache]</p> <ul style="list-style-type: none"> Indicates for L1 Data RAM which bank had the error detected. Only values 0b0 and 0b1 are possible. <p>[L1 Data Cache]</p> <ul style="list-style-type: none"> Indicates for L1 Data RAM which granule had the error detected. All values are possible. <p>[L2 TLB]</p> <ul style="list-style-type: none"> Indicates for L2 TLB RAM which word had the error detected. Upper 3 bits are unused. <p>Unaffected by Warm reset.</p>	0b0000

Bits	Name	Description	Reset
[18:6]	INDEX	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Tag Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Bits[n:6] are the index, n varies with the cache size. <p>[L2 Data Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Bits[n:6] are the index, n varies with the cache size. <p>[L2 Transaction Queue Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Bits[10:6] are the index, upper bits are unused. <p>[L1 Data Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Upper bits of the index are unused depending on the cache size <p>[L2 TLB]</p> <ul style="list-style-type: none"> Index of TLB RAM. Upper 4 bits are unused. <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Upper bits of the index are unused depending on the cache size. <p>Unaffected by Warm reset.</p>	0b00000000000000

Bits	Name	Description	Reset
[5:4]	ARRAY	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Cache]</p> <p>Indicates which array detected the error. The possible values are:</p> <ul style="list-style-type: none"> 0b00 L2 Tag RAM. 0b01 L2 Data RAM. 0b10 Transaction Queue RAM. <p>[L1 Data Cache]</p> <p>Indicates which array detected the error. The possible values are:</p> <ul style="list-style-type: none"> 00 LS Tag RAM 0. 01 LS Tag RAM 1. 10 LS Data RAM. 11 LS Tag RAM 2. <p>[L1 Instruction Cache]</p> <p>Indicates which array that detected the error, Data Array has higher priority. The possible values are:</p> <ul style="list-style-type: none"> 0b00 Tag. 0b01 Data. <p>Unaffected by Warm reset.</p>	0b00
[3:0]	UNIT	<p>Indicates the unit which detected the error. The possible values are:</p> <p>0b0001 L1 Instruction Cache.</p> <p>0b0010 L2 TLB.</p> <p>0b0100 L1 Data Cache.</p> <p>0b1000 L2 Cache.</p>	0b0000

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXMISCO_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISCO_EL1 are NOPs.
- Direct reads and writes of ERXMISCO_EL1 are UNDEFINED.

ext-ERR<n>MISCO describes additional constraints that also apply when ext-ERR<n>MISCO is accessed through ERXMISCO_EL1.

MRS <Xt>, ERXMISCO_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b000

MSR ERXMISCO_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b000

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXMISCO_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISCO_EL1 are NOPs.
- Direct reads and writes of ERXMISCO_EL1 are UNDEFINED.

ext-ERR<n>MISCO describes additional constraints that also apply when ext-ERR<n>MISCO is accessed through ERXMISCO_EL1.

MRS <Xt>, ERXMISCO_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXMISCN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXMISCO_EL1;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXMISCO_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ERXMISCO_EL1;

```


MSR ERXMISCO_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXMISCN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXMISCO_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ERXMISCO_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        ERXMISCO_EL1 = X[t, 64];

```

A.10.7 ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1

Accesses ext-ERR<n>MISC1 for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-149: AARCH64_ERXMISC1_EL1 bit assignments




Table A-378: ERXMISC1_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXMISC1_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISC1_EL1 are NOPs.
- Direct reads and writes of ERXMISC1_EL1 are UNDEFINED.

ext-ERR<n>MISC1 describes additional constraints that also apply when ext-ERR<n>MISC1 is accessed through ERXMISC1_EL1.

MRS <Xt>, ERXMISC1_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b001

MSR ERXMISC1_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b001

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.

- ERXMISC1_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISC1_EL1 are NOPs.
- Direct reads and writes of ERXMISC1_EL1 are UNDEFINED.

ext-ERR<n>MISC1 describes additional constraints that also apply when ext-ERR<n>MISC1 is accessed through ERXMISC1_EL1.

MRS <Xt>, ERXMISC1_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXMISCn_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXMISC1_EL1;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXMISC1_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ERXMISC1_EL1;

```

MSR ERXMISC1_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXMISCn_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXMISC1_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;

```

```
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ERXMISC1_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    ERXMISC1_EL1 = X[t, 64];
```

A.10.8 ERXMISC2_EL1, Selected Error Record Miscellaneous Register 2

Accesses ext-ERR<n>MISC2 for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-150: AARCH64_ERXMISC2_EL1 bit assignments




Table A-381: ERXMISC2_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXMISC2_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISC2_EL1 are NOPs.
- Direct reads and writes of ERXMISC2_EL1 are UNDEFINED.

ext-ERR<n>MISC2 describes additional constraints that also apply when ext-ERR<n>MISC2 is accessed through ERXMISC2_EL1.

MRS <Xt>, ERXMISC2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b010

MSR ERXMISC2_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b010

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXMISC2_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISC2_EL1 are NOPs.
- Direct reads and writes of ERXMISC2_EL1 are UNDEFINED.

ext-ERR<n>MISC2 describes additional constraints that also apply when ext-ERR<n>MISC2 is accessed through ERXMISC2_EL1.

MRS <Xt>, ERXMISC2_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXMIScN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    AArch64.SystemAccessTrap(EL3, 0x18);
```

```

        X[t, 64] = ERXMISC2_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERXMISC2_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERXMISC2_EL1;

```

MSR ERXMISC2_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXMISCN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ERXMISC2_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ERXMISC2_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    ERXMISC2_EL1 = X[t, 64];

```

A.10.9 ERXMISC3_EL1, Selected Error Record Miscellaneous Register 3

Accesses ext-ERR<n>MISC3 for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

RAS registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-151: AARCH64_ERXMISC3_EL1 bit assignments




Table A-384: ERXMISC3_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXMISC3_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISC3_EL1 are NOPs.
- Direct reads and writes of ERXMISC3_EL1 are UNDEFINED.

ext-ERR<n>MISC3 describes additional constraints that also apply when ext-ERR<n>MISC3 is accessed through ERXMISC3_EL1.

MRS <Xt>, ERXMISC3_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b011

MSR ERXMISC3_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0101	0b011

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXMISC3_EL1 is RAZ/WI.
- Direct reads and writes of ERXMISC3_EL1 are NOPs.
- Direct reads and writes of ERXMISC3_EL1 are UNDEFINED.

ext-ERR<n>MISC3 describes additional constraints that also apply when ext-ERR<n>MISC3 is accessed through ERXMISC3_EL1.

MRS <Xt>, ERXMISC3_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXMISCN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXMISC3_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERXMISC3_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERXMISC3_EL1;

```

MSR ERXMISC3_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXMISCN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);

```



```
    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXMISC3_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ERXMISC3_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        ERXMISC3_EL1 = X[t, 64];
```

A.10.10 ERXPFGCDN_EL1, Selected Pseudo-fault Generation Countdown Register

Accesses ext-ERR<n>PFGCDN for the error record <n> selected by AArch64-ERRSEL_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-152: AARCH64_ERXPFGCDN_EL1 bit assignments




Table A-387: ERXPFGCDN_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	CDN	Countdown value. This field is copied to Error Generation Counter when either: <ul style="list-style-type: none">Software writes ERXPFGCTL.CDNEN with 1.The Error Generation Counter decrements to zero and ERXPFGCTL.R == 1. Note: The current Error Generation Counter value is not visible to software.	32 {x}

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXPFGCDN_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFGCDN_EL1 are NOPs.
- Direct reads and writes of ERXPFGCDN_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL selects an error record owned by a node that does not implement the Common Fault Injection Model Extension, then one of the following occurs:

- ERXPFGCDN_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFGCDN_EL1 are NOPs.
- Direct reads and writes of ERXPFGCDN_EL1 are **UNDEFINED**.



Note

A node does not implement the Common Fault Injection Model Extension if ERR<q>FR.INJ reads as 0b00. <q> is the index of the first error record owned by the same node as error record <n>, where <n> is the value in AArch64-ERRSELR_EL1.SEL. If the node owns a single record then q = n.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>PFGCDN is not present, meaning reads and writes of ERXPFGCDN_EL1 are **RES0**.

ext-ERR<n>PFGCDN describes additional constraints that also apply when ext-ERR<n>PFGCDN is accessed through ERXPFGCDN_EL1.

MRS <Xt>, ERXPFGCDN_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b110

MSR ERXPFGCDN_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b110

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXPFGCDN_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFGCDN_EL1 are NOPs.
- Direct reads and writes of ERXPFGCDN_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL selects an error record owned by a node that does not implement the Common Fault Injection Model Extension, then one of the following occurs:

- ERXPFGCDN_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFGCDN_EL1 are NOPs.
- Direct reads and writes of ERXPFGCDN_EL1 are UNDEFINED.



Note

A node does not implement the Common Fault Injection Model Extension if ERR<q>FR.INJ reads as 0b00. <q> is the index of the first error record owned by the same node as error record <n>, where <n> is the value in AArch64-ERRSELR_EL1.SEL. If the node owns a single record then q = n.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>PFGCDN is not present, meaning reads and writes of ERXPFGCDN_EL1 are RES0.

ext-ERR<n>PFGCDN describes additional constraints that also apply when ext-ERR<n>PFGCDN is accessed through ERXPFGCDN_EL1.

MRS <Xt>, ERXPFGCDN_EL1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.FIEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```

    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXPFPCDN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.FIEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXPFPCDN_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
            UNDEFINED;
        elsif SCR_EL3.FIEN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERXPFPCDN_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = ERXPFPCDN_EL1;

```

MSR ERXPFPCDN_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.FIEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXPFPCDN_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif SCR_EL3.FIEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXPFPCDN_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
            UNDEFINED;
        elsif SCR_EL3.FIEN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ERXPFPCDN_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        ERXPFPCDN_EL1 = X[t, 64];

```

A.10.11 ERXPFPCCTL_EL1, Selected Pseudo-fault Generation Control Register

Accesses ext-ERR<n>PFGCTL for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

RAS registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-153: AARCH64_ERXPGCTL_EL1 bit assignments




Table A-390: ERXPGCTL_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	CDNEN	Countdown Enable. Controls transfers of the value held in AArch64-ERXPGCDN_EL1 to the Error Generation Counter and enables this counter. 0b0 The Error Generation Counter is disabled. 0b1 The Error Generation Counter is enabled. On a write of 1 to this field, the Error Generation Counter is set to AArch64-ERXPGCDN_EL1.CDN.	x
[30]	R	Restartable. Support for Error Generation Counter restart mode. 0b0 The node does not support this feature. 0b1 Feature controllable.	x
[29:13]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[12]	MV	Miscellaneous syndrome. The value written to AArch64-ERXSTATUS.MV when an injected error is recorded. 0b0 AArch64-ERXSTATUS.MV is set to 0 when an injected error is recorded. 0b1 AArch64-ERXSTATUS.MV is set to 1 when an injected error is recorded.	x
[11]	AV	Address syndrome. The value written to AArch64-ERXSTATUS.AV when an injected error is recorded. 0b0 AArch64-ERXSTATUS.AV is set to 0 when an injected error is recorded. 0b1 AArch64-ERXSTATUS.AV is set to 1 when an injected error is recorded.	x
[10]	RES0	Reserved	RES0
[9]	ER	Error Reported flag. The value written to AArch64-ERXSTATUS.ER when an injected error is recorded. 0b0 AArch64-ERXSTATUS.ER is set to 0 when an injected error is recorded. 0b1 AArch64-ERXSTATUS.ER is set to 1 when an injected error is recorded.	x
[8:7]	RES0	Reserved	RES0
[6]	CE	Corrected Error generation. Describes the types of Corrected Error that the fault generation feature of the node can generate. 0b0 The fault generation feature of the node cannot generate this type of error. 0b1 The fault generation feature of the node allows generation of a non-specific Corrected Error, that is, a Corrected Error that is recorded as AArch64-ERXSTATUS_EL1.CE == 0b10. All other values are reserved. If AArch64-ERXFR_EL1.FRX is 0b1 then AArch64-ERXFR_EL1.CE indicates whether the node supports this type of error. This field reads-as-zeros if the node does not support this type of error.	x
[5]	DE	Deferred Error generation. Describes whether the fault generation feature of the node can generate this type of error. 0b0 The fault generation feature of the node cannot generate this type of error. 0b1 The fault generation feature of the node allows generation of this type of error. If AArch64-ERXFR_EL1.FRX is 0b1 then AArch64-ERXFR_EL1.DE indicates whether the node supports this type of error. This bit reads-as-zero if the node does not support this type of error.	x
[4:2]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[1]	UC	<p>Uncontainable Error generation. Describes whether the fault generation feature of the node can generate this type of error.</p> <p>0b0</p> <p>The fault generation feature of the node cannot generate this type of error.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of this type of error.</p> <p>If AArch64-ERXFR_EL1.FRX is 0b1 then AArch64-ERXFR_EL1.UC indicates whether the node supports this type of error.</p> <p>This bit reads-as-zero if the node does not support this type of error.</p>	x
[0]	OF	<p>Overflow flag. The value written to AArch64-ERXSTATUS.OF when an injected error is recorded.</p> <p>0b0</p> <p>AArch64-ERXSTATUS.OF is set to 0 when an injected error is recorded.</p> <p>0b1</p> <p>AArch64-ERXSTATUS.OF is set to 1 when an injected error is recorded.</p>	x

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXPFGCTL_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFGCTL_EL1 are NOPs.
- Direct reads and writes of ERXPFGCTL_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL selects an error record owned by a node that does not implement the Common Fault Injection Model Extension, then one of the following occurs:

- ERXPFGCTL_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFGCTL_EL1 are NOPs.
- Direct reads and writes of ERXPFGCTL_EL1 are **UNDEFINED**.



Note

A node does not implement the Common Fault Injection Model Extension if ERR<q>FR.INJ reads as 0b00. <q> is the index of the first error record owned by the same node as error record <n>, where <n> is the value in AArch64-ERRSELR_EL1.SEL. If the node owns a single record then q = n.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>PFGCTL is not present, meaning reads and writes of ERXPFGCTL_EL1 are **RES0**.

ext-ERR<n>PFGCTL describes additional constraints that also apply when ext-ERR<n>PFGCTL is accessed through ERXPFGCTL_EL1.

MRS <Xt>, ERXPFGCTL_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b101

MSR ERXPFPGCTL_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b101

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXPFPGCTL_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFPGCTL_EL1 are NOPs.
- Direct reads and writes of ERXPFPGCTL_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL selects an error record owned by a node that does not implement the Common Fault Injection Model Extension, then one of the following occurs:

- ERXPFPGCTL_EL1 is RAZ/WI.
- Direct reads and writes of ERXPFPGCTL_EL1 are NOPs.
- Direct reads and writes of ERXPFPGCTL_EL1 are UNDEFINED.



Note

A node does not implement the Common Fault Injection Model Extension if ERR<q>FR.INJ reads as 0b00. <q> is the index of the first error record owned by the same node as error record <n>, where <n> is the value in AArch64-ERRSELR_EL1.SEL. If the node owns a single record then q = n.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>PFGCTL is not present, meaning reads and writes of ERXPFPGCTL_EL1 are RESO.

ext-ERR<n>PFGCTL describes additional constraints that also apply when ext-ERR<n>PFGCTL is accessed through ERXPFPGCTL_EL1.

MRS <Xt>, ERXPFPGCTL_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.FIEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXPFPGCTL_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.FIEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else

```



```

        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ERXPFPGCTL_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
            UNDEFINED;
        elseif SCR_EL3.FIEN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXPFPGCTL_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERXPFPGCTL_EL1;

```

MSR ERXPFPGCTL_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.FIEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGWTR_EL2.ERXPFPGCTL_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.FIEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ERXPFPGCTL_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
        UNDEFINED;
    elseif SCR_EL3.FIEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ERXPFPGCTL_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    ERXPFPGCTL_EL1 = X[t, 64];

```

A.10.12 ERXPFPGF_EL1, Selected Pseudo-fault Generation Feature Register

Accesses ext-ERR<n>PFGF for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

RAS registers

Access type


See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x111	xxxx	xxxx	xxxx	xxx1	1010	x010	0011
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions**Figure A-154: AARCH64_ERXPFGF_EL1 bit assignments****Table A-393: ERXPFGF_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	R	Restartable. Support for Error Generation Counter restart mode. 0b1 Error Generation Counter restart mode is implemented and is controlled by AARCH64-ERXPFGCTL_EL1.R. AARCH64-ERXPFGCTL_EL1.R is a read/write field.	0b1
[29]	SYN	Syndrome. Fault syndrome injection. 0b1 When an injected error is recorded, the node does not update the AARCH64-ERXSTATUS_EL1.{IERR, SERR} fields. AARCH64-ERXSTATUS_EL1.{IERR, SERR} are writable when AARCH64-ERXSTATUS_EL1.V is 0.	0b1
[28]	NA	No access required. Defines whether this component fakes detection of the error on an access to the component or spontaneously in the fault injection state. 0b1 The component fakes detection of the error spontaneously in the fault injection state.	0b1
[27:13]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[12]	MV	<p>Miscellaneous syndrome.</p> <p>Additional syndrome injection. Defines whether software can control all or part of the syndrome recorded in the ERR<n>MISC<m> registers when an injected error is recorded.</p> <p>0b1</p> <p>When an injected error is recorded, the node does not update AARCH64-ERXMISCO_EL1 and AARCH64-ERXSTATUS_EL1.MV is set to AARCH64-ERXPFGCTL_EL1.MV.</p> <p>AARCH64-ERXPFGCTL_EL1.MV is a read/write field.</p>	0b1
[11]	AV	<p>Address syndrome. Address syndrome injection.</p> <p>0b1</p> <p>When an injected error is recorded, the node does not update AARCH64-ERXADDR_EL1 and AARCH64-ERXSTATUS_EL1.AV is set to AARCH64-ERXPFGCTL_EL1.AV. AARCH64-ERXPFGCTL_EL1.AV is a read/write field.</p> <p>Note:</p> <p>If ERR<n>PFGF.AV is 1, software can write a specific address value into AARCH64-ERXADDR_EL1 when setting up a fault injection event.</p>	0b1
[10]	PN	<p>Poison flag. Describes how the fault generation feature of the node sets the AARCH64-ERXSTATUS_EL1.PN status flag.</p> <p>0b0</p> <p>When an injected error is recorded the node sets AARCH64-ERXSTATUS_EL1.PN to 0. AARCH64-ERXPFGCTL_EL1.PN is RES0.</p> <p>This behavior replaces the architecture-defined rules for setting the AARCH64-ERXSTATUS_EL1.PN bit.</p>	0b0
[9]	ER	<p>Error Reported flag. Describes how the fault generation feature of the node sets the AARCH64-ERXSTATUS_EL1.ER status flag.</p> <p>0b1</p> <p>When an injected error is recorded, AARCH64-ERXSTATUS_EL1.ER is set to AARCH64-ERXPFGCTL_EL1.ER. This behavior replaces the architecture-defined rules for setting the ER field. AARCH64-ERXPFGCTL_EL1.ER is a read/write field.</p>	0b1
[8]	CI	<p>Critical Error flag. Describes how the fault generation feature of the node sets the AARCH64-ERXSTATUS_EL1.CI status flag.</p> <p>0b0</p> <p>When an injected error is recorded the node sets AARCH64-ERXSTATUS_EL1.CI to 0. AARCH64-ERXPFGCTL_EL1.CI is RES0.</p> <p>This behavior replaces the architecture-defined rules for setting the AARCH64-ERXSTATUS_EL1.CI bit.</p>	0b0
[7]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[6]	CE	<p>Corrected Error generation. Describes the types of Corrected error that the fault generation feature of the node can generate.</p> <p>0b01</p> <p>The fault generation feature of the node allows generation of a non-specific Corrected error, that is, a Corrected error that is recorded by setting AARCH64-ERXSTATUS_EL1.CE to 0b10. AARCH64-ERXPFGCTL_EL1.CE is a read/write field. The values 0b10 and 0b11 in AARCH64-ERXPFGCTL_EL1.CE are reserved.</p> <p>All other values are reserved.</p> <p>If AARCH64-ERXFR_EL1.FRX is 1, then AARCH64-ERXFR_EL1.CE indicates whether the node supports this type of error.</p>	0b0
[5]	DE	<p>Deferred Error generation. Describes whether the fault generation feature of the node can generate Deferred errors.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Deferred errors. AARCH64-ERXPFGCTL_EL1.DE is a read/write field.</p> <p>If AARCH64-ERXFR_EL1.FRX is 1, then AARCH64-ERXFR_EL1.DE indicates whether the node supports this type of error.</p>	0b1
[4]	UEO	<p>Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate Latent or Restartable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Latent or Restartable errors. AARCH64-ERXPFGCTL_EL1.UEO is RES0.</p> <p>If AARCH64-ERXFR_EL1.FRX is 1, then AARCH64-ERXFR_EL1.UEO indicates whether the node supports this type of error.</p>	0b0
[3]	UER	<p>Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate Signaled or Recoverable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Signaled or Recoverable errors. AARCH64-ERXPFGCTL_EL1.UER is RES0.</p> <p>If AARCH64-ERXFR_EL1.FRX is 1, then AARCH64-ERXFR_EL1.UER indicates whether the node supports this type of error.</p>	0b0
[2]	UEU	<p>Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate Unrecoverable errors.</p> <p>0b0</p> <p>The fault generation feature of the node does not generate Unrecoverable errors. AARCH64-ERXPFGCTL_EL1.UEU is RES0.</p> <p>If AARCH64-ERXFR_EL1.FRX is 1, then AARCH64-ERXFR_EL1.UEU indicates whether the node supports this type of error.</p>	0b0

Bits	Name	Description	Reset
[1]	UC	<p>Uncontainable Error generation. Describes whether the fault generation feature of the node can generate Uncontainable errors.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of Uncontainable errors. AARCH64-ERXPFGCTL_EL1.UC is a read/write field.</p> <p>If AARCH64-ERXFR.FRX_EL1 is 1, then AARCH64-ERXFR_EL1.UC indicates whether the node supports this type of error.</p>	0b1
[0]	OF	<p>Overflow flag. Describes how the fault generation feature of the node sets the AARCH64-ERXSTATUS_EL1.OF status flag.</p> <p>0b1</p> <p>When an injected error is recorded, AARCH64-ERXSTATUS_EL1.OF is set to AARCH64-ERXPFGCTL_EL1.OF. This behavior replaces the architecture-defined rules for setting the OF field. AARCH64-ERXPFGCTL_EL1.OF is a read/write field.</p>	0b1

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXPFGF_EL1 is RAZ.
- Direct reads of ERXPFGF_EL1 are NOPs.
- Direct reads of ERXPFGF_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL selects an error record owned by a node that does not implement the Common Fault Injection Model Extension, then one of the following occurs:

- ERXPFGF_EL1 is RAZ.
- Direct reads of ERXPFGF_EL1 are NOPs.
- Direct reads of ERXPFGF_EL1 are **UNDEFINED**.



Note

A node does not implement the Common Fault Injection Model Extension if ERR<q>FR.INJ reads as 0b00. <q> is the index of the first error record owned by the same node as error record <n>, where <n> is the value in AArch64-ERRSELR_EL1.SEL. If the node owns a single record then q = n.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>PFGF is not present, meaning reads of ERXPFGF_EL1 are **RES0**.

ext-ERR<n>PFGF describes additional constraints that also apply when ext-ERR<n>PFGF is accessed through ERXPFGF_EL1.

MRS <Xt>, ERXPFGF_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b100

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXPFGEF_EL1 is RAZ.
- Direct reads of ERXPFGEF_EL1 are NOPs.
- Direct reads of ERXPFGEF_EL1 are UNDEFINED.

If AArch64-ERRSELR_EL1.SEL selects an error record owned by a node that does not implement the Common Fault Injection Model Extension, then one of the following occurs:

- ERXPFGEF_EL1 is RAZ.
- Direct reads of ERXPFGEF_EL1 are NOPs.
- Direct reads of ERXPFGEF_EL1 are UNDEFINED.



Note

A node does not implement the Common Fault Injection Model Extension if ERR<q>FR.INJ reads as 0b00. <q> is the index of the first error record owned by the same node as error record <n>, where <n> is the value in AArch64-ERRSELR_EL1.SEL. If the node owns a single record then q = n.

If AArch64-ERRSELR_EL1.SEL is not the index of the first error record owned by a node, then ext-ERR<n>PFGF is not present, meaning reads of ERXPFGEF_EL1 are RES0.

ext-ERR<n>PFGF describes additional constraints that also apply when ext-ERR<n>PFGF is accessed through ERXPFGEF_EL1.

MRS <Xt>, ERXPFGEF_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.FIEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEN == '1' && HFGTR_EL2.ERXPFGEF_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.FIEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXPFGEF_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.FIEN == '0' then
            UNDEFINED;
        elseif SCR_EL3.FIEN == '0' then
            if Halted() && EDSCR.SDD == '1' then

```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ERXPFGF_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = ERXPFGF_EL1;
```

A.10.13 ERXSTATUS_EL1, Selected Error Record Primary Status Register

Accesses ext-ERR<n>STATUS for the error record <n> selected by AArch64-ERRSELR_EL1.SEL.

Configurations

This register is available in all configurations.

Attributes

Width

64


Functional group

RAS registers

Access type

inconsistent

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-155: AARCH64_ERXSTATUS_EL1 bit assignments




Table A-395: ERXSTATUS_EL1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[31]	AV	<p>Address Valid.</p> <p>0b0</p> <p>ext-ERXADDR not valid.</p> <p>0b1</p> <p>ext-ERXADDR contains an address associated with the highest priority error recorded by this record.</p> <p>When ERXSTATUS.DE == 0, ERXSTATUS.UE == 0, ERXSTATUS.CE != 0b00 and ERXSTATUS.CE is not being cleared to 0b00 in the same write</p> <p>Access to this field is: RO</p> <p>When ERXSTATUS.UE == 0, ERXSTATUS.DE != 0 and ERXSTATUS.DE is not being cleared to 0b0 in the same write</p> <p>Access to this field is: RO</p> <p>When ERXSTATUS.UE != 0 and ERXSTATUS.UE is not being cleared to 0b0 in the same write</p> <p>Access to this field is: RO</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	0b0
[30]	V	<p>Status Register Valid.</p> <p>0b0</p> <p>ERXSTATUS not valid.</p> <p>0b1</p> <p>ERXSTATUS valid. At least one error has been recorded.</p> <p>Access to this field is: W1C</p>	0b0
[29]	UE	<p>Uncorrected Error.</p> <p>0b0</p> <p>No errors have been detected, or all detected errors have been either corrected or deferred.</p> <p>0b1</p> <p>At least one detected error was not corrected and not deferred.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[28]	ER	<p>Error Reported.</p> <p>0b0</p> <p>No in-band error response (External Abort) signaled to the Requester making the access or other transaction.</p> <p>0b1</p> <p>An in-band error response was signaled by the component to the Requester making the access or other transaction. This can be because any of the following are true:</p> <ul style="list-style-type: none"> The applicable one of the ERR<q>CTLR.{WUE, RUE, UE} fields is implemented and was 1 when an error was detected and not corrected. The applicable one of the ERR<q>CTLR.{WUE, RUE, UE} fields is not implemented and the component always reports errors. <p>Note: An in-band error response signaled by the component might be masked and not generate any exception.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERXSTATUS.UE == 0, ERXSTATUS.DE == 0 and this field can be set to 0b1 by a Deferred error Access to this field is: UNKNOWN/WI</p> <p>When ERXSTATUS.UE == 0 and this field is never set to 0b1 by a Deferred error Access to this field is: UNKNOWN/WI</p> <p>When ERXSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[27]	OF	<p>Overflow.</p> <p>Indicates that multiple errors have been detected. This field is set to 1 when one of the following occurs:</p> <ul style="list-style-type: none"> A Corrected error counter is implemented, an error is counted, and the counter overflows. ERXSTATUS.V was previously 1, a Corrected error counter is not implemented, and a Corrected error is recorded. ERXSTATUS.V was previously 1, and a type of error other than a Corrected error is recorded. <p>Otherwise, this field is unchanged when an error is recorded.</p> <p>If a Corrected error counter is implemented:</p> <ul style="list-style-type: none"> A direct write that modifies the counter overflow flag indirectly might set this field to an UNKNOWN value. A direct write to this field that clears this field to zero might indirectly set the counter overflow flag to an UNKNOWN value. <p>0b0</p> <p>Since this field was last cleared to zero, no error syndrome has been discarded and, if a Corrected error counter is implemented, it has not overflowed.</p> <p>0b1</p> <p>Since this field was last cleared to zero, at least one error syndrome has been discarded or, if a Corrected error counter is implemented, it might have overflowed.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x
[26]	MV	<p>Miscellaneous Registers Valid.</p> <p>0b0</p> <p>ERXMISC<m> not valid.</p> <p>0b1</p> <p>The contents of the ERXMISC<m> registers contains additional information for an error recorded by this record.</p> <p>Note:</p> <p>If the ERXMISC<m> registers can contain additional information for a previously recorded error, then the contents must be self-describing to software or a user. For example, certain fields might relate only to Corrected errors, and other fields only to the most recent error that was not discarded.</p> <p>Access to this field is: W1C</p>	0b0

Bits	Name	Description	Reset
[25:24]	CE	<p>Corrected Error.</p> <p>0b00 No errors were corrected.</p> <p>0b10 At least one error was corrected.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[23]	DE	<p>Deferred Error.</p> <p>0b0 No errors were deferred.</p> <p>0b1 At least one error was not corrected and deferred.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[22]	PN	<p>Poison.</p> <p>0b0 Uncorrected error or Deferred error recorded because a corrupt value was detected, for example, by an error detection code (EDC), or Corrected error recorded.</p> <p>0b1 Uncorrected error or Deferred error recorded because a poison value was detected.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0 or (ERXSTATUS.DE == 0 and ERXSTATUS.UE == 0) Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[21:20]	UET	<p>Uncorrected Error Type. Describes the state of the component after detecting or consuming an Uncorrected error.</p> <p>0b00 Uncorrected error, Uncontainable error (UC).</p> <p>0b01 Uncorrected error, Unrecoverable error (UEU).</p> <p>0b10 Uncorrected error, Latent or Restartable error (UEO).</p> <p>0b11 Uncorrected error, Signaled or Recoverable error (UER).</p> <p>Note: Software might use the information in the error record registers to determine what recovery is necessary.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0 or ERXSTATUS.UE == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[19]	CI	<p>Critical Error. Indicates whether a critical error condition has been recorded.</p> <p>0b0 No critical error condition.</p> <p>0b1 Critical error condition.</p> <p>When clearing ERXSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERXSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[18:5]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[4:0]	SERR	<p>Architecturally-defined primary error code. The primary error code might be used by a fault handling agent to triage an error without requiring device-specific code. For example, to count and threshold corrected errors in software, or generate a short log entry.</p> <p>0b00000 No error.</p> <p>0b00010 Data value from (non-associative) internal memory. For example, ECC from on-chip SRAM or buffer.</p> <p>0b00110 Data value from associative memory. For example, ECC error on cache data.</p> <p>0b00111 Address/control value from associative memory. For example, ECC error on cache tag.</p> <p>0b01000 Data value from a TLB. For example, ECC error on TLB data.</p> <p>0b01001 Address/control value from a TLB. For example, ECC error on TLB tag</p> <p>0b10010 Error response from Completer of access. For example, error response from cache write-back.</p> <p>0b11000 Deferred error from Requester passed through. For example, poisoned data received from the Requester of an access and deferred to the Completer.</p> <p>All other values are reserved.</p> <p>This field is not valid and reads UNKNOWN if ERXSTATUS.V == 0b0.</p>	5{x}

Access

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An **UNKNOWN** error record is selected.
- ERXSTATUS_EL1 is RAZ/WI.
- Direct reads and writes of ERXSTATUS_EL1 are NOPs.
- Direct reads and writes of ERXSTATUS_EL1 are UNDEFINED.

ext-ERR<n>STATUS describes additional constraints that also apply when ext-ERR<n>STATUS is accessed through ERXSTATUS_EL1.

MRS <Xt>, ERXSTATUS_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b010

MSR ERXSTATUS_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0100	0b010

Accessibility

If AArch64-ERRIDR_EL1.NUM is 0x0000 or AArch64-ERRSELR_EL1.SEL is greater than or equal to AArch64-ERRIDR_EL1.NUM, then one of the following occurs:

- An UNKNOWN error record is selected.
- ERXSTATUS_EL1 is RAZ/WI.
- Direct reads and writes of ERXSTATUS_EL1 are NOPs.
- Direct reads and writes of ERXSTATUS_EL1 are UNDEFINED.

ext-ERR<n>STATUS describes additional constraints that also apply when ext-ERR<n>STATUS is accessed through ERXSTATUS_EL1.

MRS <Xt>, ERXSTATUS_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGTR_EL2.ERXSTATUS_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXSTATUS_EL1;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elseif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = ERXSTATUS_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ERXSTATUS_EL1;

```

MSR ERXSTATUS_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elseif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HFGWTR_EL2.ERXSTATUS_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);

```

```

    elsif SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            ERXSTATUS_EL1 = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                ERXSTATUS_EL1 = X[t, 64];
    elsif PSTATE.EL == EL3 then
        ERXSTATUS_EL1 = X[t, 64];

```

A.11 AArch64 Special-purpose registers summary

The following summary table provides an overview of all Special-purpose registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-398: Special-purpose registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
DLR_ELO	3	3	C4	C5	1	See individual bit resets.	64-bit	Debug Link Register
DSPSR_ELO	3	3	C4	C5	0	See individual bit resets.	64-bit	Debug Saved Program Status Register
ELR_EL1	3	0	C4	C0	1	See individual bit resets.	64-bit	Exception Link Register (EL1)
ELR_EL2	3	4	C4	C0	1	See individual bit resets.	64-bit	Exception Link Register (EL2)
ELR_EL3	3	6	C4	C0	1	See individual bit resets.	64-bit	Exception Link Register (EL3)
IMP_CPUACTMCTL_EL3	3	6	C15	C2	2	See individual bit resets.	64-bit	Activity Meter Control Register
IMP_CPUMPMMCR_EL3	3	6	C15	C2	1	See individual bit resets.	64-bit	Global MPMM Configuration Register
IMP_CPUMPMMTUNE_EL3	3	6	C15	C2	6	See individual bit resets.	64-bit	MPMM Tuning Configuration Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
IMP_CPUPDPTUNE2_EL3	3	6	C15	C2	5	See individual bit resets.	64-bit	PDP Tuning Configuration Register
IMP_CPUPDPTUNE_EL3	3	6	C15	C2	4	See individual bit resets.	64-bit	PDP Tuning Configuration Register
IMP_CPUPPMCR_EL3	3	6	C15	C2	0	See individual bit resets.	64-bit	Global PPM Configuration Register
IMP_CPUPPMPDPCR_EL1	3	0	C15	C2	4	See individual bit resets.	64-bit	Global PPMPDP Configuration Register
IMP_CPUSYNCASSISTCR_EL1	3	0	C15	C2	6	See individual bit resets.	64-bit	Synchronization Assist Configuration Register
SPSR_EL1	3	0	C4	C0	0	See individual bit resets.	64-bit	Saved Program Status Register (EL1)
SPSR_EL2	3	4	C4	C0	0	See individual bit resets.	64-bit	Saved Program Status Register (EL2)
SPSR_EL3	3	6	C4	C0	0	See individual bit resets.	64-bit	Saved Program Status Register (EL3)
SPSR_abt	3	4	C4	C3	1	See individual bit resets.	64-bit	Saved Program Status Register (Abort mode)
SPSR_fiq	3	4	C4	C3	3	See individual bit resets.	64-bit	Saved Program Status Register (FIQ mode)
SPSR_irq	3	4	C4	C3	0	See individual bit resets.	64-bit	Saved Program Status Register (IRQ mode)
SPSR_und	3	4	C4	C3	2	See individual bit resets.	64-bit	Saved Program Status Register (Undefined mode)
SP_EL0	3	0	C4	C1	0	See individual bit resets.	64-bit	Stack Pointer (EL0)
SP_EL1	3	4	C4	C1	0	See individual bit resets.	64-bit	Stack Pointer (EL1)
SP_EL2	3	6	C4	C1	0	See individual bit resets.	64-bit	Stack Pointer (EL2)

A.11.1 IMP_CPUACTMCTL_EL3, Activity Meter Control Register

This register contains control bits that affect the CPU behavior.

Configurations

AArch64 register IMP_CPUACTMCTL_EL3 bits [63:0] are architecturally mapped to External register [B.5.7 CPUACTMCTL, Activity Meter Control Register](#) on page 869 bits [63:0].

Attributes

Width


64


Functional group

Special-purpose registers

Access type
See bit descriptions

Reset value



 Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-156: AARCH64_IMP_CPUACTMCTL_EL3 bit assignments




Table A-399: IMP_CPUACTMCTL_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access
MRS <Xt>, S3_6_C15_C2_2

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b010

MSR S3_6_C15_C2_2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b010

Accessibility
MRS <Xt>, S3_6_C15_C2_2

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
```

```

    else
        UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
        elsif PSTATE.EL == EL2 then
            UNDEFINED;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = IMP_CPUACTMCTL_EL3;

```

MSR S3_6_C15_C2_2, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUACTMCTL_EL3 = X[t, 64];

```

A.11.2 IMP_CPUMPMMCR_EL3, Global MPMM Configuration Register

This register is used to change MPMM gears or disable MPMM.

Configurations

AArch64 register IMP_CPUMPMMCR_EL3 bits [63:0] are architecturally mapped to External register [B.5.2 CPUMPMMCR, Global MPMM Configuration Register](#) on page 861 bits [63:0].

Attributes

Width

64

Functional group

Special-purpose registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-157: AARCH64_IMP_CPUMPMPCR_EL3 bit assignments




Table A-402: IMP_CPUMPMPCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63:3]	RES0	Reserved	RES0
[2:1]	MPMM_GEAR	MPMM Gear Select 0b00 Select MPMM Gear 0. 0b01 Select MPMM Gear 1. 0b10 Select MPMM Gear 2. 0b11 Do not throttle.	0b00
[0]	MPMM_EN	MPMM Enable 0b0 MPMM is not enabled. 0b1 MPMM is enabled.	0b0

Access

MRS <Xt>, S3_6_C15_C2_1

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b001

MSR S3_6_C15_C2_1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b001

Accessibility

MRS <Xt>, S3_6_C15_C2_1

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_R_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_R_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    X[t, 64] = IMP_CPUMPMCR_EL3;

```

MSR S3_6_C15_C2_1, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_R_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_R_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUMPMCR_EL3 = X[t, 64];

```

A.11.3 IMP_CPUMPMMTUNE_EL3, MPMM Tuning Configuration Register

This register contains the fine tuning/trim configuration for MPMM.

Configurations

AArch64 register IMP_CPUMPMMTUNE_EL3 bits [63:0] are architecturally mapped to External register [B.5.6 CPUMPMMTUNE, MPMM Tuning Configuration Register](#) on page 868 bits [63:0].

Attributes

Width

64

Functional group
Special-purpose registers

Access type
See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-158: AARCH64_IMP_CPUMPMMTUNE_EL3 bit assignments




Table A-405: IMP_CPUMPMMTUNE_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access
MRS <Xt>, S3_6_C15_C2_6

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b110

MSR S3_6_C15_C2_6, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b110

Accessibility
MRS <Xt>, S3_6_C15_C2_6

```
if PSTATE.EL == EL0 then
  if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
    if EL2Enabled() && HCR_EL2.TGE == '1' then
      AArch64.SystemAccessTrap(EL2, 0x18);
```

```

        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL2 then
        UNDEFINED;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUMPMMTUNE_EL3;

```

MSR S3_6_C15_C2_6, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUMPMMTUNE_EL3 = X[t, 64];

```

A.11.4 IMP_CPUPDPTUNE2_EL3, PDP Tuning Configuration Register

This register contains the fine tuning/trim configuration for PDP.

Configurations

AArch64 register IMP_CPUPDPTUNE2_EL3 bits [63:0] are architecturally mapped to External register [B.5.5 CPUPDPTUNE2, PDP Tuning Configuration Register](#) on page 866 bits [63:0].

Attributes

Width

64


Functional group

Special-purpose registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-159: AARCH64_IMP_CPUPDPTUNE2_EL3 bit assignments




Table A-408: IMP_CPUPDPTUNE2_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C2_5

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b101

MSR S3_6_C15_C2_5, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b101

Accessibility

MRS <Xt>, S3_6_C15_C2_5

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTL_R_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTL_R_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
```

```

        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPDPTUNE2_EL3;

```

MSR S3_6_C15_C2_5, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    IMP_CPUPDPTUNE2_EL3 = X[t, 64];

```

A.11.5 IMP_CPUPDPTUNE_EL3, PDP Tuning Configuration Register

This register contains the fine tuning/trim configuration for PDP.

Configurations

AArch64 register IMP_CPUPDPTUNE_EL3 bits [63:0] are architecturally mapped to External register [B.5.4 CPUPDPTUNE, PDP Tuning Configuration Register](#) on page 865 bits [63:0].

Attributes

Width

64

Functional group

Special-purpose registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-160: AARCH64_IMP_CPUPDPTUNE_EL3 bit assignments




Table A-411: IMP_CPUPDPTUNE_EL3 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_6_C15_C2_4

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b100

MSR S3_6_C15_C2_4, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b100

Accessibility

MRS <Xt>, S3_6_C15_C2_4

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
```

```
X[t, 64] = IMP_CPUPDPTUNE_EL3;
```

MSR S3_6_C15_C2_4, <Xt>

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    UNDEFINED;
elseif PSTATE.EL == EL3 then
    IMP_CPUPDPTUNE_EL3 = X[t, 64];
```

A.11.6 IMP_CPUPPMCR_EL3, Global PPM Configuration Register

This register controls global PPM features and allows discovery of some PPM implementation details.

Configurations

AArch64 register IMP_CPUPPMCR_EL3 bits [63:0] are architecturally mapped to External register [B.5.1 CPUPPMCR, Global PPM Configuration Register](#) on page 858 bits [63:0].

Attributes

Width

64

Functional group

Special-purpose registers

Access type

RO

Reset value

0xxx	xxxx	xxxx	xxxx	xxx0	xxxx	xx00	0000	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-161: AARCH64_IMP_CPUPPMCR_EL3 bit assignments




Table A-414: IMP_CPUPPMCR_EL3 bit descriptions

Bits	Name	Description	Reset
[63]	ACTM_EN	Activity Meter Enable 0b0 Disable Activity Meter logic pins 0b1 Enable Activity Meter logic pins	0b0
[62:45]	RES0	Reserved	RES0
[44]	EL3EN	EL3 AMU CPU_ACTIVITY Count Enable. Enables Activity Meter AMU (CPU_ACTIVITY) update in EL3 0b0 Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in EL3 0b1 Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in EL3	0b0
[43:38]	RES0	Reserved	RES0
[37:35]	SECEN	Secure ELx AMU CPU_ACTIVITY Count Enable. Enables Activity Meter AMU (CPU_ACTIVITY) update in Secure ELx. 0xx Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL2 1xx Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL2 x0x Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL1 x1x Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL1 xx0 Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL0 xx1 Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL0	0b000

Bits	Name	Description	Reset
[34:32]	NSEN	Non-secure ELx AMU CPU_ACTIVITY Count Enable. Enables Activity Meter AMU (CPU_ACTIVITY) update in Non-secure ELx. 0xx Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL2 1xx Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL2 x0x Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL1 x1x Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL1 xx0 Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL0 xx1 Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL0	0b000
[31:19]	RES0	Reserved	RES0
[18]	PDP_EXTMS	External memory system PDP control 0b1 Independent external memory system PDP control is implemented. Access to this field is: RO	x
[17:16]	PDP_SETPS	Number of PDP Setpoints implemented 0b11 3 PDP are enabled. Access to this field is: RO	xx
[15:11]	RES0	Reserved	RES0
[10:8]	MPMM_GEARS	Number of MPMM Gears implemented 0b011 3 MPMM are enabled. Access to this field is: RO	xxx
[7:2]	RES0	Reserved	RES0
[1]	PDPPINCTL	PDP Pin Control Enabled 0b0 PDP control through SPR and utility bus 0b1 PDP control through pin only.	0b0
[0]	MPMMPINCTL	MPMM Pin Control Enabled 0b0 MPMM control through SPR and utility bus. 0b1 MPMM control through pin only.	0b0

Access

MRS <Xt>, S3_6_C15_C2_0

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b000

MSR S3_6_C15_C2_0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1111	0b0010	0b000

Accessibility

MRS <Xt>, S3_6_C15_C2_0

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPPMCR_EL3;

```

MSR S3_6_C15_C2_0, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        IMP_CPUPPMCR_EL3 = X[t, 64];

```

A.11.7 IMP_CPUPPMPDPCR_EL1, Global PMPDP Configuration Register

This register controls the aggressiveness of PDP features.

Configurations

AArch64 register IMP_CPUPPMPDPCR_EL1 bits [63:0] are architecturally mapped to External register [B.5.3 CPUPPMPDPCR, Global PMPDP Configuration Register](#) on page 863 bits [63:0].

Attributes

Width

64

Functional group

Special-purpose registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-162: AARCH64_IMP_CPUPPMPDPCR_EL1 bit assignments




Table A-417: IMP_CPUPPMPDPCR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:34]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[33:32]	PDP_EXTMS_SET	External memory system PDP Aggressiveness 0b00 Disable PDP. 0b01 Enable PDP at low aggressiveness 0b10 Enable PDP at medium aggressiveness 0b11 Enable PDP at high aggressiveness	0b00
[31:2]	RES0	Reserved	RES0
[1:0]	PDP_CORE_SET	Core PDP Aggressiveness 0b00 Disable PDP. 0b01 Enable PDP at low aggressiveness. 0b10 Enable PDP at medium aggressiveness. 0b11 Enable PDP at high aggressiveness.	0b00

Access

MRS <Xt>, S3_0_C15_C2_4

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b100

MSR S3_0_C15_C2_4, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b100

Accessibility

MRS <Xt>, S3_0_C15_C2_4

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    end if
end if

```

```

        X[t, 64] = IMP_CPUPMPDPCR_EL1;
    elseif PSTATE.EL == EL2 then
        X[t, 64] = IMP_CPUPMPDPCR_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = IMP_CPUPMPDPCR_EL1;

```

MSR S3_0_C15_C2_4, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.PDPEN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && ACTLR_EL2.PDPEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif ACTLR_EL3.PDPEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUPMPDPCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if ACTLR_EL3.PDPEN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        IMP_CPUPMPDPCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    IMP_CPUPMPDPCR_EL1 = X[t, 64];

```

A.11.8 IMP_CPUSYNCASSISTCR_EL1, Synchronization Assist Configuration Register

This register controls the deferring mechanisms used by specific tests to assist in synchronizing power-related events.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Special-purpose registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-163: AARCH64_IMP_CPUSYNCASSISTCR_EL1 bit assignments




Table A-420: IMP_CPUSYNCASSISTCR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Access

MRS <Xt>, S3_0_C15_C2_6

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b110

MSR S3_0_C15_C2_6, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1111	0b0010	0b110

Accessibility

MRS <Xt>, S3_0_C15_C2_6

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
```

```

        else
            UNDEFINED;
        elsif PSTATE.EL == EL1 then
            if EL2Enabled() && HCR_EL2.TIDCP == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                X[t, 64] = IMP_CPUSYNCASSISTCR_EL1;
            elsif PSTATE.EL == EL2 then
                X[t, 64] = IMP_CPUSYNCASSISTCR_EL1;
            elsif PSTATE.EL == EL3 then
                X[t, 64] = IMP_CPUSYNCASSISTCR_EL1;

```

MSR S3_0_C15_C2_6, <Xt>

```

if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TIDCP == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif Halted() && EDSCR.SDD == '1' && ACTLR_EL3.ASSISTEN == '0' then
            UNDEFINED;
        elsif EL2Enabled() && ACTLR_EL2.ASSISTEN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif ACTLR_EL3.ASSISTEN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                IMP_CPUSYNCASSISTCR_EL1 = X[t, 64];
        elsif PSTATE.EL == EL2 then
            if ACTLR_EL3.ASSISTEN == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    IMP_CPUSYNCASSISTCR_EL1 = X[t, 64];
        elsif PSTATE.EL == EL3 then
            IMP_CPUSYNCASSISTCR_EL1 = X[t, 64];

```

A.12 AArch64 Statistical Profiling Extension registers summary

The following summary table provides an overview of all Statistical Profiling Extension registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-423: Statistical Profiling Extension registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
PMBIDR_EL1	3	0	C9	C10	7	See individual bit resets.	64-bit	Profiling Buffer ID Register
PMBLIMITR_EL1	3	0	C9	C10	0	See individual bit resets.	64-bit	Profiling Buffer Limit Address Register
PMBPTR_EL1	3	0	C9	C10	1	See individual bit resets.	64-bit	Profiling Buffer Write Pointer Register
PMBSR_EL1	3	0	C9	C10	3	See individual bit resets.	64-bit	Profiling Buffer Status/syndrome Register
PMSCR_EL1	3	0	C9	C9	0	See individual bit resets.	64-bit	Statistical Profiling Control Register (EL1)
PMSCR_EL2	3	4	C9	C9	0	See individual bit resets.	64-bit	Statistical Profiling Control Register (EL2)
PMSEVFR_EL1	3	0	C9	C9	5	See individual bit resets.	64-bit	Sampling Event Filter Register
PMSFCR_EL1	3	0	C9	C9	4	See individual bit resets.	64-bit	Sampling Filter Control Register
PMSICR_EL1	3	0	C9	C9	2	See individual bit resets.	64-bit	Sampling Interval Counter Register
PMSIDR_EL1	3	0	C9	C9	7	See individual bit resets.	64-bit	Sampling Profiling ID Register
PMSIRR_EL1	3	0	C9	C9	3	See individual bit resets.	64-bit	Sampling Interval Reload Register
PMSLATFR_EL1	3	0	C9	C9	6	See individual bit resets.	64-bit	Sampling Latency Filter Register
PMSNEVFR_EL1	3	0	C9	C9	1	See individual bit resets.	64-bit	Sampling Inverted Event Filter Register

A.12.1 PMBIDR_EL1, Profiling Buffer ID Register

Provides information to software as to whether the buffer can be programmed at the current Exception level.

Configurations

This register is present only when FEAT_SPE is implemented. Otherwise, direct accesses to PMBIDR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

Statistical Profiling Extension registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0010	xx10	0110
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-164: AARCH64_PMBIDR_EL1 bit assignments




Table A-424: PMBIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11:8]	EA	<p>External Abort handling. Describes how the PE manages External aborts on writes made by the Statistical Profiling Unit to the Profiling Buffer.</p> <p>0b0010</p> <p>The External abort generates an SError exception at the PE.</p> <p>All other values are reserved.</p> <p>From Armv8.8, the value 0b0000 is not permitted.</p> <p>PMBIDR_EL1.EA describes only External aborts generated by the write to memory. External aborts on a translation table walk made by the Statistical Profiling Unit generate Profiling Buffer management events reported as MMU faults using AArch64-PMBSR_EL1.</p>	0b0010
[7:6]	RES0	Reserved	RES0
[5]	F	<p>Flag updates. Describes how address translations performed by the Statistical Profiling Unit manage the Access flag and dirty state.</p> <p>0b1</p> <p>Hardware management of the Access flag and dirty state for accesses made by the Statistical Profiling Unit is controlled in the same way as explicit memory accesses in the Profiling Buffer owning translation regime.</p> <p>If hardware management of the Access flag is disabled for a stage of translation, an access to a Page or Block with the Access flag bit not set in the descriptor will generate an Access Flag fault.</p> <p>If hardware management of the dirty state is disabled for a stage of translation, an access to a Page or Block will ignore the Dirty Bit Modifier in the descriptor and might generate a Permission fault, depending on the values of the access permission bits in the descriptor.</p> <p>From Armv8.8, the value 0 is not permitted.</p>	0b1

Bits	Name	Description	Reset
[4]	P	<p>Programming not allowed. When read at EL3, this field reads as zero. Otherwise, indicates that the Profiling Buffer is owned by a higher Exception level or another Security state. Defined values are:</p> <p>0b0</p> <p>Programming is allowed.</p> <p>0b1</p> <p>Programming not allowed.</p> <p>The value read from this field depends on the current Exception level and the Effective values of AArch64-MDCR_EL3.NSPB and AArch64-MDCR_EL2.E2PB:</p> <ul style="list-style-type: none"> If EL3 is implemented, and AArch64-MDCR_EL3.NSPB is 0b0x, then this field reads as one from: <ul style="list-style-type: none"> Non-secure EL1 and Non-secure EL2. If Secure EL2 is implemented and enabled, and AArch64-MDCR_EL2.E2PB is 0b00, Secure EL1. If EL3 is implemented, and AArch64-MDCR_EL3.NSPB is 0b1x, then this field reads as one from: <ul style="list-style-type: none"> Secure EL1. If Secure EL2 is implemented, Secure EL2. If EL2 is implemented and AArch64-MDCR_EL2.E2PB is 0b00, Non-secure EL1. If EL3 is not implemented, EL2 is implemented, and AArch64-MDCR_EL2.E2PB is 0b00, then this field reads as one from EL1. <p>Otherwise, this field reads as zero.</p>	0b0
[3:0]	Align	<p>Defines the minimum alignment constraint for writes to AArch64-PMBPTR_EL1.</p> <p>0b0110</p> <p>64 bytes.</p> <p>All other values are reserved.</p> <p>For more information, see <i>Restrictions on the current write pointer</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If this field is nonzero, then every record is a multiple of this size.</p>	0b0110

Access

MRS <Xt>, PMBIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1010	0b111

Accessibility

MRS <Xt>, PMBIDR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMBIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = PMBIDR_EL1;
elseif PSTATE.EL == EL2 then
    X[t, 64] = PMBIDR_EL1;

```

```
elseif PSTATE.EL == EL3 then
    X[t, 64] = PMBIDR_EL1;
```

A.12.2 PMSEVFR_EL1, Sampling Event Filter Register

Controls sample filtering by events. The overall filter is the logical AND of these filters. For example, if PMSEVFR_EL1.E[3] and PMSEVFR_EL1.E[5] are both set to 1, only samples that have both event 3 (Level 1 unified or data cache refill) and event 5 (TLB walk) set to 1 are recorded.

Configurations

This register is present only when FEAT_SPE is implemented. Otherwise, direct accesses to PMSEVFR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

Statistical Profiling Extension registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	xxxx	xxxx	0000	0xx0	xxxx	x000	xxx0	x0x0	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-165: AARCH64_PMSEVFR_EL1 bit assignments




Table A-426: PMSEVFR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47:32]	RAZ/WI	Reserved	RAZ/WI
[31:26]	RES0	Reserved	RES0
[25]	E_25	When FEAT_SME is implemented Filter on SMCU or external coprocessor operation event. 0b0 SMCU or external coprocessor operation event is ignored. 0b1 Do not record samples that have the SMCU or external coprocessor operation event == 0. Otherwise RES0	x
[24]	E_24	When FEAT_SME is implemented Filter on Streaming SVE mode event. 0b0 Streaming SVE mode event is ignored. 0b1 Do not record samples that have the Streaming SVE mode event == 0. Otherwise RES0	x
[23:19]	RAZ/WI	Reserved	RAZ/WI
[18]	E_18	Filter on Empty predicate event. 0b0 Empty predicate event is ignored. 0b1 Do not record samples that have the Empty predicate event == 0.	x
[17]	E_17	Filter on Partial or empty predicate event. 0b0 Partial predicate event is ignored. 0b1 Do not record samples that have the Partial predicate event == 0.	x
[16]	RAZ/WI	Reserved	RAZ/WI
[15]	E_15	Filter on event 15. 0b0 Event 15 is ignored. 0b1 Do not record samples that have event 15 == 0.	x

Bits	Name	Description	Reset
[14]	E_14	Filter on event 14. 0b0 Event 14 is ignored. 0b1 Do not record samples that have event 14 == 0.	x
[13]	E_13	Filter on event 13. 0b0 Event 13 is ignored. 0b1 Do not record samples that have event 13 == 0.	x
[12]	E_12	Filter on event 12. 0b0 Event 12 is ignored. 0b1 Do not record samples that have event 12 == 0.	x
[11]	E_11	Filter on Misalignment event. 0b0 Alignment event is ignored. 0b1 Do not record samples that have the Alignment event == 0.	x
[10:8]	RAZ/WI	Reserved	RAZ/WI
[7]	E_7	Filter on Mispredicted event. 0b0 Mispredicted event is ignored. 0b1 Do not record samples that have the Mispredicted event == 0.	x
[6]	E_6	Filter on Not taken event. 0b0 Not taken event is ignored. 0b1 Do not record samples that have the Not taken event == 0.	x
[5]	E_5	Filter on TLB walk event. 0b0 TLB walk event is ignored. 0b1 Do not record samples that have the TLB walk event == 0.	x
[4]	RAZ/WI	Reserved	RAZ/WI
[3]	E_3	Filter on Level 1 data cache refill or miss even. 0b0 Level 1 data or unified cache refill event is ignored. 0b1 Do not record samples that have the Level 1 data or unified cache refill event == 0.	x

Bits	Name	Description	Reset
[2]	RAZ/WI	Reserved	RAZ/WI
[1]	E_1	Filter on Architecturally retired event. 0b0 Architecturally executed event is ignored. 0b1 Do not record samples that have the Architecturally executed event == 0.	x
[0]	RAZ/WI	Reserved	RAZ/WI

Access

MRS <Xt>, PMSEVFR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b101

MSR PMSEVFR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b101

Accessibility

MRS <Xt>, PMSEVFR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMSEVFR_EL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMSEVFR_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
            UNDEFINED;
        elsif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMSEVFR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = PMSEVFR_EL1;

```

MSR PMSEVFR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDBGWTR_EL2.PMSEVFR_EL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSEVFR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elseif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSEVFR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then
    PMSEVFR_EL1 = X[t, 64];

```

A.12.3 PMSIDR_EL1, Sampling Profiling ID Register

Describes the Statistical Profiling implementation to software

Configurations

This register is present only when FEAT_SPE is implemented. Otherwise, direct accesses to PMSIDR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

Statistical Profiling Extension registers

Access type

See bit descriptions


Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	0000	0011	0110	0100	0x01	0111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-166: AARCH64_PMSIDR_EL1 bit assignments**Table A-429: PMSIDR_EL1 bit descriptions**

Bits	Name	Description	Reset
[63:33]	RES0	Reserved	RES0
[32]	SME	<p>SPE for SME. Adds support for the Scalable Matrix Extensions to Statistical Profiling.</p> <p>0b0</p> <p>The SME extensions to the Statistical Profiling Extension are not implemented.</p> <p>0b1</p> <p>Adds support for Statistical Profiling of the Scalable Matrix Extensions.</p> <p>FEAT_SPE_SME implements the functionality identified by the value 1.</p>	The reset values can be the following: 0b0, 0b1, respective to the value.
[31:26]	RES0	Reserved	RES0
[25]	RAZ	Reserved	RAZ
[24]	PBT	<p>Previous branch target Address packet. Defined values are:</p> <p>0b0</p> <p>Previous branch target Address packet not supported.</p> <p>FEAT_SPEv1p2 implements the OPTIONAL functionality identified by the value 1.</p>	0b0
[23:20]	Format	<p>Defines the format of the sample records. Defined values are:</p> <p>0b0000</p> <p>Format 0.</p> <p>All other values are reserved.</p>	0b0000

Bits	Name	Description	Reset
[19:16]	CountSize	Defines the size of the counters. 0b0011 16-bit saturating counters. All other values are reserved.	0b0011
[15:12]	MaxSize	Defines the largest size for a single record, rounded up to a power-of-two. If this is the same as the minimum alignment (AArch64-PMBIDR_EL1.Align), then each record is exactly this size. 0b0110 64 bytes. All other values are reserved. The values 0b0100 and 0b0101 are not permitted for an implementation.	0b0110
[11:8]	Interval	Recommended minimum sampling interval. This provides guidance from the implementer to the smallest minimum sampling interval, N. 0b0100 1,024. All other values are reserved.	0b0100
[7]	RAZ	Reserved	RAZ
[6]	FnE	Filtering by events, inverted. Defined values are: 0b1 AArch64-PMSNEVFR_EL1 and AArch64-PMSFCR_EL1.FnE are implemented. This value applies when SPE. 0b0 AArch64-PMSNEVFR_EL1 is not implemented and AArch64-PMSFCR_EL1.FnE is RES0 . This value applies when !SPE. FEAT_SPEv1p2 implements the functionality identified by the value 1.	The reset values can be the following: 0b1, 0b0, respective to the value.
[5]	ERnd	Defines how the random number generator is used in determining the interval between samples, when enabled by AArch64-PMSIRR_EL1.RND. 0b0 The random number is added at the start of the interval, and the sample is taken and a new interval started when the combined interval expires.	0b0
[4]	LDS	Data source indicator for sampled load instructions. 0b1 Loaded data source implemented.	0b1
[3]	ArchInst	Architectural instruction profiling. 0b0 Micro-op sampling implemented.	0b0

Bits	Name	Description	Reset
[2]	FL	Filtering by latency. This bit is RAO . 0b1	0b1
[1]	FT	Filtering by operation type. This bit is RAO . 0b1	0b1
[0]	FE	Filtering by events. This bit is RAO . 0b1	0b1

Access

MRS <Xt>, PMSIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b111

Accessibility

MRS <Xt>, PMSIDR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.PMSIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMSIDR_EL1;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elseif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMSIDR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = PMSIDR_EL1;

```

A.12.4 PMSNEVFR_EL1, Sampling Inverted Event Filter Register

Controls sample filtering by events. The overall inverted filter is the logical OR of these filters. For example, if PMSNEVFR_EL1.E[3] and PMSNEVFR_EL1.E[5] are both set to 1, samples that have either event 3 (Level 1 unified or data cache refill) or event 5 (TLB walk) set to 1 are not recorded.

Configurations

This register is present only when FEAT_SPEv1p2 is implemented. Otherwise, direct accesses to PMSNEVFR_EL1 are UNDEFINED.

Attributes

Width

64

Functional group

Statistical Profiling Extension registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	xxxx	xxxx	0000	0xx0	xxxx	x000	xxx0	x0x0	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-167: AARCH64_PMSNEVFR_EL1 bit assignments




Table A-431: PMSNEVFR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:48]	RES0	Reserved	RES0
[47:32]	RAZ/WI	Reserved	RAZ/WI
[31:26]	RES0	Reserved	RES0
[25]	E_25	When FEAT_SME is implemented Filter on SMCU or external coprocessor operation event. 0b0 SMCU or external coprocessor operation event is ignored. 0b1 Do not record samples that have the SMCU or external coprocessor operation event == 1. Otherwise RES0	×
[24]	E_24	When FEAT_SME is implemented Filter on Streaming SVE mode event. 0b0 Streaming SVE mode event is ignored. 0b1 Do not record samples that have the Streaming SVE mode event == 1. Otherwise RES0	×
[23:19]	RAZ/WI	Reserved	RAZ/WI
[18]	E_18	Filter on Empty predicate event. 0b0 Empty predicate event is ignored. 0b1 Do not record samples that have the Empty predicate event == 1.	×
[17]	E_17	Filter on Partial or empty predicate event. 0b0 Partial predicate event is ignored. 0b1 Do not record samples that have the Partial predicate event == 1.	×
[16]	RAZ/WI	Reserved	RAZ/WI
[15]	E_15	Filter on event 15. 0b0 Event 15 is ignored. 0b1 Do not record samples that have event 15 == 1.	×

Bits	Name	Description	Reset
[14]	E_14	Filter on event 14. 0b0 Event 14 is ignored. 0b1 Do not record samples that have event 14 == 1.	x
[13]	E_13	Filter on event 13. 0b0 Event 13 is ignored. 0b1 Do not record samples that have event 13 == 1.	x
[12]	E_12	Filter on event 12. 0b0 Event 12 is ignored. 0b1 Do not record samples that have event 12 == 1.	x
[11]	E_11	Filter on Misalignment event. 0b0 Alignment event is ignored. 0b1 Do not record samples that have the Alignment event == 1.	x
[10:8]	RAZ/WI	Reserved	RAZ/WI
[7]	E_7	Filter on Mispredicted event. 0b0 Mispredicted event is ignored. 0b1 Do not record samples that have the Mispredicted event == 1.	x
[6]	E_6	Filter on Not taken event. 0b0 Not taken event is ignored. 0b1 Do not record samples that have the Not taken event == 1.	x
[5]	E_5	Filter on TLB walk event. 0b0 TLB walk event is ignored. 0b1 Do not record samples that have the TLB walk event == 1.	x
[4]	RAZ/WI	Reserved	RAZ/WI
[3]	E_3	Filter on Level 1 data cache refill or miss even. 0b0 Level 1 data or unified cache refill event is ignored. 0b1 Do not record samples that have the Level 1 data or unified cache refill event == 1.	x

Bits	Name	Description	Reset
[2]	RAZ/WI	Reserved	RAZ/WI
[1]	E_1	Filter on Architecturally retired event. 0b0 Architecturally executed event is ignored. 0b1 Do not record samples that have the Architecturally executed event == 1.	x
[0]	RAZ/WI	Reserved	RAZ/WI

Access

MRS <Xt>, PMSNEVFR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b001

MSR PMSNEVFR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b001

Accessibility

MRS <Xt>, PMSNEVFR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elseif Halted() && EDSCR.SDD == '1' && MDCR_EL3.EnPMSN == '0' then
        UNDEFINED;
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.nPMSNEVFR_EL1 == '0'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif MDCR_EL3.EnPMSN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMSNEVFR_EL1;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elseif Halted() && EDSCR.SDD == '1' && MDCR_EL3.EnPMSN == '0' then
        UNDEFINED;
    elseif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;

```

```

        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        elsif MDCR_EL3.EnPMSN == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMSNEVFR_EL1;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = PMSNEVFR_EL1;

```

MSR PMSNEVFR_EL1, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elsif Halted() && EDSCR.SDD == '1' && MDCR_EL3.EnPMSN == '0' then
        UNDEFINED;
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.nPMSNEVFR_EL1 == '0'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif MDCR_EL3.EnPMSN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSNEVFR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS) then
        UNDEFINED;
    elsif Halted() && EDSCR.SDD == '1' && MDCR_EL3.EnPMSN == '0' then
        UNDEFINED;
    elsif MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif MDCR_EL3.EnPMSN == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSNEVFR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMSNEVFR_EL1 = X[t, 64];

```

A.13 AArch64 System instructions summary

The following summary table provides an overview of all System instructions in the core.

For more information on registers listed in the table, click on the link associated with the register name.

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-434: System instructions summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
RAMINDEX	1	6	C15	C0	0	See individual bit resets.	64-bit	RAMINDEX system instruction

A.13.1 RAMINDEX, RAMINDEX system instruction

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

System instructions

Access type

See bit descriptions

Bit descriptions

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x0$ and 64KB

Figure A-168: AARCH64_RAMINDEX bit assignments




Table A-435: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[31:24]	ID	ID of the selected memory 0b00000000 L1_I TAG	8 {x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17:14]	RES0	Reserved	RES0
[13:6]	VA[13:6]	Virtual Address bits[13:6]	8 {x}
[5:0]	RES0	Reserved	RES0

When `UInt(UInt(RAMINDEX.ID)) == 0x0` and 32KB

Figure A-169: AARCH64_RAMINDEX bit assignments




Table A-436: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00000000 L1_I TAG	8 {x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17:13]	RES0	Reserved	RES0
[12:6]	VA[12:6]	Virtual Address bits[12:6]	7 {x}
[5:0]	RES0	Reserved	RES0

When `UInt(UInt(RAMINDEX.ID)) == 0x1` and 64KB

Figure A-170: AARCH64_RAMINDEX bit assignments





Table A-437: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00000001 L1_I Data	8 {x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17]	RES0	Reserved	RES0
[16:14]	VA[5:3]	Virtual Address bits[5:3]	xxx
[13:6]	VA[13:6]	Virtual Address bits[13:6]	8 {x}
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x1$ and 32KB

Figure A-171: AARCH64_RAMINDEX bit assignments**Table A-438: RAMINDEX bit descriptions**

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00000001 L1_I Data	8 {x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17]	RES0	Reserved	RES0
[16:14]	VA[5:3]	Virtual Address bits[5:3]	xxx
[13]	RES0	Reserved	RES0
[12:6]	VA[12:6]	Virtual Address bits[12:6]	7 {x}
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x8$ and 64KB

Figure A-172: AARCH64_RAMINDEX bit assignments




Table A-439: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00001000 L1_D Tag	8{x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17:16]	BANKSEL	Bank selection 0b00 Tag RAM 0 0b01 Tag RAM 1 0b10 Tag RAM 2	xx
[15:14]	RES0	Reserved	RES0
[13:6]	VA[13:6]	Virtual Address bits[13:6]	8{x}
[5:0]	RES0	Reserved	RES0

When UInt(UInt(RAMINDEX.ID)) == 0x8 and 32KB

Figure A-173: AARCH64_RAMINDEX bit assignments




Table A-440: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00001000 L1_D Tag	8{x}

Bits	Name	Description	Reset
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17:16]	BANKSEL	Bank selection 0b00 Tag RAM 0 0b01 Tag RAM 1 0b10 Tag RAM 2	xx
[15:13]	RES0	Reserved	RES0
[12:6]	VA[12:6]	Virtual Address bits[12:6]	7 {x}
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x9$ and 64KB

Figure A-174: AARCH64_RAMINDEX bit assignments





Table A-441: RAMINDEX bit descriptions


Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00001001 L1_D Data	8 {x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17:16]	VA[5:4]	Virtual Address bits[5:4]	xx
[15:14]	RES0	Reserved	RES0
[13:6]	VA[13:6]	Virtual Address bits[13:6]	8 {x}
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x9$ and 32KB

Figure A-175: AARCH64_RAMINDEX bit assignments**Table A-442: RAMINDEX bit descriptions**

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00001001 L1_D Data	8 {x}
[23:20]	RES0	Reserved	RES0
[19:18]	WAY	Way	xx
[17:16]	VA[5:4]	Virtual Address bits[5:4]	xx
[15:13]	RES0	Reserved	RES0
[12:6]	VA[12:6]	Virtual Address bits[12:6]	7 {x}
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x10$ or $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x11$ and 1024KB

Figure A-176: AARCH64_RAMINDEX bit assignments**Table A-443: RAMINDEX bit descriptions**

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00010000 L2 Tag 0b00010001 L2 Data	8 {x}
[23:21]	RES0	Reserved	RES0
[20:18]	WAY	Way	xxx
[17]	RES0	Reserved	RES0
[16:7]	PA	Physical Address bits[16:7]	10 {x}

Bits	Name	Description	Reset
[6]	SUPERBANK	Physical Address bit[6]	x
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x10$ or $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x11$ and 512KB

Figure A-177: AARCH64_RAMINDEX bit assignments




Table A-444: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00010000 L2 Tag 0b00010001 L2 Data	8 {x}
[23:21]	RES0	Reserved	RES0
[20:18]	WAY	Way	xxx
[17:16]	RES0	Reserved	RES0
[15:7]	PA	Physical Address bits[15:7]	9 {x}
[6]	SUPERBANK	Physical Address bit[6]	x
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x10$ or $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x11$ and 256KB

Figure A-178: AARCH64_RAMINDEX bit assignments




Table A-445: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[31:24]	ID	ID of the selected memory 0b00010000 L2 Tag 0b00010001 L2 Data	8 {x}
[23:21]	RES0	Reserved	RES0
[20:18]	WAY	Way	xxx
[17:15]	RES0	Reserved	RES0
[14:7]	PA	Physical Address bits[14:7]	8 {x}
[6]	SUPERBANK	Physical Address bit[6]	x
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x10$ or $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x11$ and 128KB

Figure A-179: AARCH64_RAMINDEX bit assignments




Table A-446: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00010000 L2 Tag 0b00010001 L2 Data	8 {x}
[23:21]	RES0	Reserved	RES0
[20:18]	WAY	Way	xxx
[17:14]	RES0	Reserved	RES0
[13:7]	PA	Physical Address bits[13:7]	7 {x}
[6]	SUPERBANK	Physical Address bit[6]	x
[5:0]	RES0	Reserved	RES0

When $\text{UInt}(\text{UInt}(\text{RAMINDEX.ID})) == 0x18$

Figure A-180: AARCH64_RAMINDEX bit assignments




Table A-447: RAMINDEX bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	ID	ID of the selected memory 0b00011000 TLB	8 {x}
[23:20]	RES0	Reserved	RES0
[19:16]	WAY	Way	xxxx
[15:13]	RES0	Reserved	RES0
[12]	Array	Array 0b0 TCSP 0b1 TCMP	x
[11:8]	RES0	Reserved	RES0
[7:0]	INDEX	Index	8 {x}

Access

SYS #6, C15, C0, #0{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b110	0b1111	0b0000	0b000

Accessibility

SYS #6, C15, C0, #0{, <Xt>}

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11') && SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11' && SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
```

```

        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        RAMINDEX(X[t, 64]);

```

A.14 AArch64 Trace Buffer Extension registers summary

The following summary table provides an overview of all Trace Buffer Extension registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-449: Trace Buffer Extension registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRBBASER_EL1	3	0	C9	C11	2	See individual bit resets.	64-bit	Trace Buffer Base Address Register
TRBIDR_EL1	3	0	C9	C11	7	See individual bit resets.	64-bit	Trace Buffer ID Register
TRBLIMITR_EL1	3	0	C9	C11	0	See individual bit resets.	64-bit	Trace Buffer Limit Address Register
TRBMAR_EL1	3	0	C9	C11	4	See individual bit resets.	64-bit	Trace Buffer Memory Attribute Register
TRBPTR_EL1	3	0	C9	C11	1	See individual bit resets.	64-bit	Trace Buffer Write Pointer Register
TRBSR_EL1	3	0	C9	C11	3	See individual bit resets.	64-bit	Trace Buffer Status/syndrome Register
TRBTRG_EL1	3	0	C9	C11	6	See individual bit resets.	64-bit	Trace Buffer Trigger Counter Register

A.14.1 TRBIDR_EL1, Trace Buffer ID Register

Describes constraints on using the Trace Buffer Unit to software, including whether the Trace Buffer Unit can be programmed at the current Exception level.

Configurations

This register is available in all configurations.

Attributes

Width

64

Functional group

Trace Buffer Extension registers

Access type
See bit descriptions

Reset value

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

xxxx

0010

xx10

0110

63

59

55

51

47

43

39

35

31

27

23

19

15

11

7

3

0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-181: AArch64_TRBIDR_EL1 bit assignments




Table A-450: TRBIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[63:12]	RES0	Reserved	RES0
[11:8]	EA	External Abort handling. Describes how the PE manages External aborts on writes made by the Trace Buffer Unit to the trace buffer. 0b0010 The External abort generates an SError exception at the PE. All other values are reserved. From Armv9.3, the value 0b0000 is not permitted. AArch64-TRBIDR_EL1.EA describes only External aborts generated by the write to memory. External aborts on a translation table walk made by the Trace Buffer Unit generate trace buffer management events reported as MMU faults using AArch64-TRBSR_EL1.	0b0010
[7:6]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[5]	F	<p>Flag updates. Describes how address translations performed by the Trace Buffer Unit manage the Access flag and dirty state.</p> <p>0b1</p> <p>Hardware management of the Access flag and dirty state for accesses made by the Trace Buffer Unit is controlled in the same way as explicit memory accesses in the trace buffer owning translation regime.</p> <p>If hardware management of the Access flag is disabled for a stage of translation, an access to a Page or Block with the Access flag bit not set in the descriptor will generate an Access Flag fault.</p> <p>If hardware management of the dirty state is disabled for a stage of translation, an access to a Page or Block will ignore the Dirty Bit Modifier in the descriptor and might generate a Permission fault, depending on the values of the access permission bits in the descriptor.</p> <p>From Armv9.3, the value 0 is not permitted.</p>	0b1
[4]	P	<p>Programming not allowed. When read at EL3, this field reads as zero. Otherwise, indicates that the trace buffer is owned by a higher Exception level or another Security state. Defined values are:</p> <p>0b0</p> <p>Programming is allowed.</p> <p>0b1</p> <p>Programming not allowed.</p> <p>The value read from this field depends on the current Exception level and the Effective values of AArch64-MDCR_EL3.NSTB and AArch64-MDCR_EL2.E2TB:</p> <ul style="list-style-type: none"> If EL3 is implemented, and AArch64-MDCR_EL3.NSTB is 0b0x, then this field reads as one from: <ul style="list-style-type: none"> Non-secure EL1 and Non-secure EL2. If Secure EL2 is implemented and enabled, and AArch64-MDCR_EL2.E2TB is 0b00, Secure EL1. If EL3 is implemented, and AArch64-MDCR_EL3.NSTB is 0b1x, then this field reads as one from: <ul style="list-style-type: none"> Secure EL1. If Secure EL2 is implemented, Secure EL2. If EL2 is implemented and AArch64-MDCR_EL2.E2TB is 0b00, Non-secure EL1. If EL3 is not implemented, EL2 is implemented, and AArch64-MDCR_EL2.E2TB is 0b00, then this field reads as one from EL1. <p>Otherwise, this field reads as zero.</p>	0b0
[3:0]	Align	<p>Defines the minimum alignment constraint for writes to AArch64-TRBPTR_EL1 and AArch64-TRBTRG_EL1.</p> <p>0b0110</p> <p>64 bytes.</p>	0b0110

Access

MRS <Xt>, TRBIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b111

Accessibility

MRS <Xt>, TRBIDR_EL1

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRBIDR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = TRBIDR_EL1;
    elsif PSTATE.EL == EL2 then
        X[t, 64] = TRBIDR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = TRBIDR_EL1;

```

A.15 AArch64 Trace unit registers summary

The following summary table provides an overview of all Trace unit registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table A-452: Trace unit registers summary

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCACATR0	2	1	C2	C0	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR1	2	1	C2	C2	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR2	2	1	C2	C4	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR3	2	1	C2	C6	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR4	2	1	C2	C8	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR5	2	1	C2	C10	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR6	2	1	C2	C12	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACATR7	2	1	C2	C14	2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
TRCACVR0	2	1	C2	C0	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCACVR1	2	1	C2	C2	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR2	2	1	C2	C4	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR3	2	1	C2	C6	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR4	2	1	C2	C8	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR5	2	1	C2	C10	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR6	2	1	C2	C12	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCACVR7	2	1	C2	C14	0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
TRCAUTHSTATUS	2	1	C7	C14	6	See individual bit resets.	64-bit	Authentication Status Register
TRCAUXCTLR	2	1	C0	C6	0	See individual bit resets.	64-bit	Auxiliary Control Register
TRCBBCTLR	2	1	C0	C15	0	See individual bit resets.	64-bit	Branch Broadcast Control Register
TRCCCCTLR	2	1	C0	C14	0	See individual bit resets.	64-bit	Cycle Count Control Register
TRCCIDCTLR0	2	1	C3	C0	2	See individual bit resets.	64-bit	Context Identifier Comparator Control Register 0
TRCCIDCVR0	2	1	C3	C0	0	See individual bit resets.	64-bit	Context Identifier Comparator Value Registers <n>
TRCCCLAIMCLR	2	1	C7	C9	6	See individual bit resets.	64-bit	Claim Tag Clear Register
TRCCCLAIMSET	2	1	C7	C8	6	See individual bit resets.	64-bit	Claim Tag Set Register
TRCCNTCTLR0	2	1	C0	C4	5	See individual bit resets.	64-bit	Counter Control Register <n>
TRCCNTCTLR1	2	1	C0	C5	5	See individual bit resets.	64-bit	Counter Control Register <n>
TRCCNTRLDVR0	2	1	C0	C0	5	See individual bit resets.	64-bit	Counter Reload Value Register <n>
TRCCNTRLDVR1	2	1	C0	C1	5	See individual bit resets.	64-bit	Counter Reload Value Register <n>
TRCCNTVR0	2	1	C0	C8	5	See individual bit resets.	64-bit	Counter Value Register <n>
TRCCNTVR1	2	1	C0	C9	5	See individual bit resets.	64-bit	Counter Value Register <n>
TRCCONFIGR	2	1	C0	C4	0	See individual bit resets.	64-bit	Trace Configuration Register
TRCDEVARCH	2	1	C7	C15	6	See individual bit resets.	64-bit	Device Architecture Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCDEVID	2	1	C7	C2	7	See individual bit resets.	64-bit	Device Configuration Register
TRCEVENTCTL0R	2	1	C0	C8	0	See individual bit resets.	64-bit	Event Control 0 Register
TRCEVENTCTL1R	2	1	C0	C9	0	See individual bit resets.	64-bit	Event Control 1 Register
TRCEXTINSELRO	2	1	C0	C8	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCEXTINSELR1	2	1	C0	C9	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCEXTINSELR2	2	1	C0	C10	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCEXTINSELR3	2	1	C0	C11	4	See individual bit resets.	64-bit	External Input Select Register <n>
TRCIDR0	2	1	C0	C8	7	See individual bit resets.	64-bit	ID Register 0
TRCIDR1	2	1	C0	C9	7	See individual bit resets.	64-bit	ID Register 1
TRCIDR10	2	1	C0	C2	6	See individual bit resets.	64-bit	ID Register 10
TRCIDR11	2	1	C0	C3	6	See individual bit resets.	64-bit	ID Register 11
TRCIDR12	2	1	C0	C4	6	See individual bit resets.	64-bit	ID Register 12
TRCIDR13	2	1	C0	C5	6	See individual bit resets.	64-bit	ID Register 13
TRCIDR2	2	1	C0	C10	7	See individual bit resets.	64-bit	ID Register 2
TRCIDR3	2	1	C0	C11	7	See individual bit resets.	64-bit	ID Register 3
TRCIDR4	2	1	C0	C12	7	See individual bit resets.	64-bit	ID Register 4
TRCIDR5	2	1	C0	C13	7	See individual bit resets.	64-bit	ID Register 5
TRCIDR6	2	1	C0	C14	7	See individual bit resets.	64-bit	ID Register 6
TRCIDR7	2	1	C0	C15	7	See individual bit resets.	64-bit	ID Register 7
TRCIDR8	2	1	C0	C0	6	See individual bit resets.	64-bit	ID Register 8
TRCIDR9	2	1	C0	C1	6	See individual bit resets.	64-bit	ID Register 9
TRCIMSPECO	2	1	C0	C0	7	See individual bit resets.	64-bit	IMP DEF Register 0
TRCOSLSR	2	1	C1	C1	4	See individual bit resets.	64-bit	Trace OS Lock Status Register

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCPRGCTLR	2	1	C0	C1	0	See individual bit resets.	64-bit	Programming Control Register
TRCRSCTLR10	2	1	C1	C10	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR11	2	1	C1	C11	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR12	2	1	C1	C12	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR13	2	1	C1	C13	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR14	2	1	C1	C14	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR15	2	1	C1	C15	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR2	2	1	C1	C2	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR3	2	1	C1	C3	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR4	2	1	C1	C4	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR5	2	1	C1	C5	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR6	2	1	C1	C6	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR7	2	1	C1	C7	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR8	2	1	C1	C8	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSCTLR9	2	1	C1	C9	0	See individual bit resets.	64-bit	Resource Selection Control Register <n>
TRCRSR	2	1	C0	C10	0	See individual bit resets.	64-bit	Resources Status Register
TRCSEQEVRO	2	1	C0	C0	4	See individual bit resets.	64-bit	Sequencer State Transition Control Register <n>
TRCSEQEVR1	2	1	C0	C1	4	See individual bit resets.	64-bit	Sequencer State Transition Control Register <n>
TRCSEQEVR2	2	1	C0	C2	4	See individual bit resets.	64-bit	Sequencer State Transition Control Register <n>
TRCSEQRSTEV	2	1	C0	C6	4	See individual bit resets.	64-bit	Sequencer Reset Control Register
TRCSEQSTR	2	1	C0	C7	4	See individual bit resets.	64-bit	Sequencer State Register
TRCSSCCRO	2	1	C1	C0	2	See individual bit resets.	64-bit	Single-shot Comparator Control Register <n>
TRCSSCSRO	2	1	C1	C8	2	See individual bit resets.	64-bit	Single-shot Comparator Control Status Register <n>

Name	Op0	Op1	CRn	CRm	Op2	Reset	Width	Description
TRCSTATR	2	1	C0	C3	0	See individual bit resets.	64-bit	Trace Status Register
TRCSYNCPR	2	1	C0	C13	0	See individual bit resets.	64-bit	Synchronization Period Register
TRCTRACEIDR	2	1	C0	C0	1	See individual bit resets.	64-bit	Trace ID Register
TRCTSCTLR	2	1	C0	C12	0	See individual bit resets.	64-bit	Timestamp Control Register
TRCVICTLR	2	1	C0	C0	2	See individual bit resets.	64-bit	ViewInst Main Control Register
TRCVIIECTLR	2	1	C0	C1	2	See individual bit resets.	64-bit	ViewInst Include/Exclude Control Register
TRCVISSCTLR	2	1	C0	C2	2	See individual bit resets.	64-bit	ViewInst Start/Stop Control Register
TRCVMIDCCTLR0	2	1	C3	C2	2	See individual bit resets.	64-bit	Virtual Context Identifier Comparator Control Register 0
TRCVMIDCVR0	2	1	C3	C0	1	See individual bit resets.	64-bit	Virtual Context Identifier Comparator Value Register <n>

A.15.1 TRCAUXCTLR, Auxiliary Control Register

The function of this register is **IMPLEMENTATION DEFINED**.

Configurations

AArch64 register TRCAUXCTLR bits [31:0] are architecturally mapped to External register [B.4.1 TRCAUXCTLR, Auxiliary Control Register](#) on page 804 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-182: AARCH64_TRCAUXCTLR bit assignments




Table A-453: TRCAUXCTLR bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

If this register is nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the **IMPLEMENTATION DEFINED** support for this register.

MRS <Xt>, TRCAUXCTLR

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0110	0b000

MSR TRCAUXCTLR, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0110	0b000

Accessibility

If this register is nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the **IMPLEMENTATION DEFINED** support for this register.

MRS <Xt>, TRCAUXCTLR

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCAUXCTLR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        UNDEFINED;
    end
end
```

```

        X[t, 64] = TRCAUXCTLR;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            X[t, 64] = TRCAUXCTLR;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCAUXCTLR;

```

MSR TRCAUXCTLR, <Xt>

```

    if PSTATE.EL == EL0 then
        UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPACR_EL1.TTA == '1' then
            AArch64.SystemAccessTrap(EL1, 0x18);
        elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.TRCAUXCTLR == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            TRCAUXCTLR = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            TRCAUXCTLR = X[t, 64];
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCAUXCTLR = X[t, 64];

```

A.15.2 TRCCLAIMCLR, Claim Tag Clear Register

In conjunction with AArch64-TRCCLAIMSET, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

AArch64 register TRCCLAIMCLR bits [31:0] are architecturally mapped to External register [B.4.19 TRCCLAIMCLR, Claim Tag Clear Register](#) on page 832 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RW1C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-183: AARCH64_TRCCLAIMCLR bit assignments




Table A-456: TRCCLAIMCLR bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:4]	RAZ/WI	Reserved	RAZ/WI

Bits	Name	Description	Reset
[3]	CLR[3]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 3, and is used to clear Claim Tag bit 3 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 3 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 3 is set.</p> <p>On a write: Clear Claim tag bit 3 to 0.</p>	0b0
[2]	CLR[2]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 2, and is used to clear Claim Tag bit 2 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 2 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 2 is set.</p> <p>On a write: Clear Claim tag bit 2 to 0.</p>	0b0
[1]	CLR[1]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 1, and is used to clear Claim Tag bit 1 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 1 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 1 is set.</p> <p>On a write: Clear Claim tag bit 1 to 0.</p>	0b0
[0]	CLR[0]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 0, and is used to clear Claim Tag bit 0 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 0 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 0 is set.</p> <p>On a write: Clear Claim tag bit 0 to 0.</p>	0b0

Access

MRS <Xt>, TRCCLAIMCLR

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1001	0b110

MSR TRCCLAIMCLR, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1001	0b110

Accessibility

MRS <Xt>, TRCCLAIMCLR

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCCLAIMCLR;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCCLAIMCLR;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCCLAIMCLR;

```

MSR TRCCLAIMCLR, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGWTR_EL2.TRCCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCCLAIMCLR = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then

```



```
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCCLAIMCLR = X[t, 64];
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCCLAIMCLR = X[t, 64];
```

A.15.3 TRCCLAIMSET, Claim Tag Set Register

In conjunction with AArch64-TRCCLAIMCLR, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

The number of claim tag bits implemented is four, that is, SET[3:0] reads as 0b1111.

AArch64 register TRCCLAIMSET bits [31:0] are architecturally mapped to External register [B.4.18 TRCCLAIMSET, Claim Tag Set Register](#) on page 830 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RAOW1S

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Note

Bit descriptions

Figure A-184: AARCH64_TRCCLAIMSET bit assignments




Table A-459: TRCCLAIMSET bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:4]	RAZ/WI	Reserved	RAZ/WI
[3]	SET[3]	Claim Tag Set. Indicates whether Claim Tag bit 3 is implemented, and is used to set Claim Tag bit 3 to 1. 0b0 On a read: Claim Tag bit 3 is not implemented. On a write: Ignored. 0b1 On a read: Claim Tag bit 3 is implemented. On a write: Set Claim Tag bit 3 to 1.	0b1
[2]	SET[2]	Claim Tag Set. Indicates whether Claim Tag bit 2 is implemented, and is used to set Claim Tag bit 2 to 1. 0b0 On a read: Claim Tag bit 2 is not implemented. On a write: Ignored. 0b1 On a read: Claim Tag bit 2 is implemented. On a write: Set Claim Tag bit 2 to 1.	0b1
[1]	SET[1]	Claim Tag Set. Indicates whether Claim Tag bit 1 is implemented, and is used to set Claim Tag bit 1 to 1. 0b0 On a read: Claim Tag bit 1 is not implemented. On a write: Ignored. 0b1 On a read: Claim Tag bit 1 is implemented. On a write: Set Claim Tag bit 1 to 1.	0b1

Bits	Name	Description	Reset
[0]	SET[0]	Claim Tag Set. Indicates whether Claim Tag bit 0 is implemented, and is used to set Claim Tag bit 0 to 1. 0b0 On a read: Claim Tag bit 0 is not implemented. On a write: Ignored. 0b1 On a read: Claim Tag bit 0 is implemented. On a write: Set Claim Tag bit 0 to 1.	0b1

Access

MRS <Xt>, TRCCLAIMSET

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1000	0b110

MSR TRCCLAIMSET, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1000	0b110

Accessibility

MRS <Xt>, TRCCLAIMSET

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = TRCCLAIMSET;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            X[t, 64] = TRCCLAIMSET;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then

```

```

        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCCLAIMSET;

```

MSR TRCCLAIMSET, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDBGWTR_EL2.TRCLAIM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCCLAIMSET = X[t, 64];
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                TRCCLAIMSET = X[t, 64];
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            TRCCLAIMSET = X[t, 64];

```

A.15.4 TRCDEVARCH, Device Architecture Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

AArch64 register TRCDEVARCH bits [31:0] are architecturally mapped to External register [B.4.20 TRCDEVARCH, Device Architecture Register](#) on page 834 bits [31:0].

Attributes

Width

64


Functional group

Trace unit registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-185: AARCH64_TRCDEVARCH bit assignments




Table A-462: TRCDEVARCH bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:21]	ARCHITECT	Architect. Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code. 0b01000111011 JEP106 continuation code 0x4, ID code 0x3B.	11 {x}
[20]	PRESENT	DEVARCH Present. Defines that the DEVARCH register is present. 0b1 Device Architecture information present.	x
[19:16]	REVISION	Revision. Defines the architecture revision of the component. Defined values are: 0b0001 ETEv1.1, FEAT_ETEv1p1.	xxxx
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0101 ETEv1.	xxxx
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0b101000010011 Arm PE trace architecture.	12 {x}

Access

MRS <Xt>, TRCDEVARCH

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b1111	0b110

Accessibility

MRS <Xt>, TRCDEVARCH

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCDEVARCH;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCDEVARCH;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCDEVARCH;

```

A.15.5 TRCDEVID, Device Configuration Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

AArch64 register TRCDEVID bits [31:0] are architecturally mapped to External register [B.4.23 TRCDEVID, Device Configuration Register](#) on page 838 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-186: AARCH64_TRCDEVID bit assignments




Table A-464: TRCDEVID bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCDEVID

op0	op1	CRn	CRm	op2
0b10	0b001	0b0111	0b0010	0b111

Accessibility

MRS <Xt>, TRCDEVID

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
    elsif CPTR_EL3.TTA == '1' then
      if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
      else
        AArch64.SystemAccessTrap(EL3, 0x18);
      else
        X[t, 64] = TRCDEVID;
    elsif PSTATE.EL == EL2 then
      if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
      elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
      elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
          UNDEFINED;
        else
          AArch64.SystemAccessTrap(EL3, 0x18);
        else
          X[t, 64] = TRCDEVID;
    elsif PSTATE.EL == EL3 then
      if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
      else
        X[t, 64] = TRCDEVID;
```

A.15.6 TRCIDR0, ID Register 0

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR0 bits [31:0] are architecturally mapped to External register [B.4.9 TRCIDR0, ID Register 0](#) on page 814 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

RAOWI

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x010	1000	1xxx	xxx0	00xx	111x	1010	000x
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-187: AARCH64_TRCIDR0 bit assignments




Table A-466: TRCIDR0 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	COMMTRANS	Transaction Start element behavior. 0b0 Transaction Start elements are P0 elements.	0b0
[29]	COMMOPT	Indicates the contents and encodings of Cycle count packets. 0b1 Commit mode 1. The Commit mode defines the contents and encodings of Cycle Count packets, in particular how Commit elements are indicated by these packets. See the descriptions of these packets for more details. Access to this field is: RAO/WI	0b1
[28:24]	TSSIZE	Indicates that the trace unit implements Global timestamping and the size of the timestamp value. 0b01000 Global timestamping implemented with a 64-bit timestamp value.	0b01000
[23]	TSMARK	Indicates whether Timestamp Marker elements are generated. 0b1 Timestamp Marker elements are generated.	0b1
[22:17]	RES0	Reserved	RES0
[16:15]	QSUPP	Indicates that the trace unit implements Q element support. 0b00 Q element support is not implemented.	0b00
[14]	QFILT	Indicates if the trace unit implements Q element filtering. 0b0 Q element filtering is not implemented.	0b0
[13:12]	RES0	Reserved	RES0
[11:10]	NUMEVENT	Indicates the number of ETEEvents implemented. 0b11 The trace unit supports 4 ETEEvents.	0b11

Bits	Name	Description	Reset
[9]	RETSTACK	Indicates if the trace unit supports the return stack. 0b1 Return stack implemented.	0b1
[8]	RES0	Reserved	RES0
[7]	TRCCCI	Indicates if the trace unit implements cycle counting. 0b1 Cycle counting implemented.	0b1
[6]	TRCCOND	Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b0 Conditional instruction tracing not implemented.	0b0
[5]	TRCBB	Indicates if the trace unit implements branch broadcasting. 0b1 Branch broadcasting implemented.	0b1
[4:3]	TRCDATA	Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Tracing of data addresses and data values is not implemented.	0b00
[2:1]	INSTPO	Indicates if load and store instructions are PO instructions. Load and store instructions as PO instructions is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Load and store instructions are not PO instructions.	0b00
[0]	RES1	Reserved	RES1

Access

MRS <Xt>, TRCIDRO

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1000	0b111

Accessibility

MRS <Xt>, TRCIDRO

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end if
    end if
end if

```

```

    else
        X[t, 64] = TRCIDR0;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            X[t, 64] = TRCIDR0;
        end
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR0;
        end
    end
end

```

A.15.7 TRCIDR1, ID Register 1

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR1 bits [31:0] are architecturally mapped to External register [B.4.10 TRCIDR1, ID Register 1](#) on page 816 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0100	0001	xxxx	xxxx	xxxx	1111	1111	0001
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-188: AARCH64_TRCIDR1 bit assignments




Table A-468: TRCIDR1 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:24]	DESIGNER	Indicates which company designed the trace unit. The permitted values of this field are the same as AArch64-MIDR_EL1.Implementer. 0b01000001 Arm Limited	0x41
[23:16]	RES0	Reserved	RES0
[15:12]	RES1	Reserved	RES1
[11:8]	TRCARCHMAJ	Major architecture version. 0b1111 If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to AArch64-TRCDEVARCH.	0b1111
[7:4]	TRCARCHMIN	Minor architecture version. 0b1111 If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to AArch64-TRCDEVARCH.	0b1111
[3:0]	REVISION	Implementation revision. Returns an IMPLEMENTATION DEFINED value that identifies the revision of the trace unit. Arm deprecates any use of this field and recommends that implementations set this field to zero. 0b0001 r1p2	0b0001

Access

MRS <Xt>, TRCIDR1

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1001	0b111

Accessibility

MRS <Xt>, TRCIDR1

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
```

```

    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR1;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR1;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR1;

```

A.15.8 TRCIDR10, ID Register 10

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR10 bits [31:0] are architecturally mapped to External register [B.4.4 TRCIDR10, ID Register 10](#) on page 808 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-189: AARCH64_TRCIDR10 bit assignments




Table A-470: TRCIDR10 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR10

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0010	0b110

Accessibility

MRS <Xt>, TRCIDR10

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR10;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
```

```
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR10;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR10;
```

A.15.9 TRCIDR11, ID Register 11

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR11 bits [31:0] are architecturally mapped to External register [B.4.5 TRCIDR11, ID Register 11](#) on page 809 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-190: AARCH64_TRCIDR11 bit assignments




Table A-472: TRCIDR11 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR11

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0011	0b110

Accessibility

MRS <Xt>, TRCIDR11

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR11;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR11;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR11;

```

A.15.10 TRCIDR12, ID Register 12

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR12 bits [31:0] are architecturally mapped to External register [B.4.6 TRCIDR12, ID Register 12](#) on page 810 bits [31:0].

Attributes

Width

64


Functional group

Trace unit registers

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-191: AARCH64_TRCIDR12 bit assignments




Table A-474: TRCIDR12 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR12

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0100	0b110

Accessibility

MRS <Xt>, TRCIDR12

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
```

```

    AArch64.SystemAccessTrap(EL1, 0x18);
elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif CPTR_EL3.TTA == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR12;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR12;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR12;

```

A.15.11 TRCIDR13, ID Register 13

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR13 bits [31:0] are architecturally mapped to External register [B.4.7 TRCIDR13, ID Register 13](#) on page 811 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-192: AARCH64_TRCIDR13 bit assignments




Table A-476: TRCIDR13 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR13

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0101	0b110

Accessibility

MRS <Xt>, TRCIDR13

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = TRCIDR13;
    end
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        end
    end
end

```

```
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR13;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR13;
```

A.15.12 TRCIDR2, ID Register 2

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR2 bits [31:0] are architecturally mapped to External register [B.4.11 TRCIDR2, ID Register 2](#) on page 818 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1100	000x	xxxx	xxxx	x001	0000	1000	1000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-193: AARCH64_TRCIDR2 bit assignments




Table A-478: TRCIDR2 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	WFXMODE	Indicates whether WFI, WFIT, WFE, and WFET instructions are classified as P0 instructions: 0b1 WFI, WFIT, WFE, and WFET instructions are classified as P0 instructions.	0b1
[30:29]	VMIDOPT	Indicates the options for Virtual context identifier selection. 0b10 Virtual context identifier selection not supported. AArch64-TRCCONFIGR.VMIDOPT is RES1 .	0b10
[28:25]	CCSIZE	Indicates the size of the cycle counter. 0b0000 The cycle counter is 12 bits in length.	0b0000
[24:15]	RES0	Reserved	RES0
[14:10]	VMIDSIZE	Indicates the trace unit Virtual context identifier size. 0b00100 32-bit Virtual context identifier size.	0b00100
[9:5]	CIDSIZE	Indicates the Context identifier size. 0b00100 32-bit Context identifier size.	0b00100
[4:0]	IASIZE	Virtual instruction address size. 0b01000 Maximum of 64-bit instruction address size.	0b01000

Access

MRS <Xt>, TRCIDR2

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1010	0b111

Accessibility

MRS <Xt>, TRCIDR2

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = TRCIDR2;
    end
end

```

```
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR2;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR2;
```

A.15.13 TRCIDR3, ID Register 3

Returns the base architecture of the trace unit.

Configurations

AArch64 register TRCIDR3 bits [31:0] are architecturally mapped to External register [B.4.12 TRCIDR3, ID Register 3](#) on page 820 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0001	x111	1111	xx00	0000	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-194: AARCH64_TRCIDR3 bit assignments




Table A-480: TRCIDR3 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	NOOVERFLOW	Indicates if overflow prevention is implemented. 0b0 Overflow prevention is not implemented.	0b0
[27]	SYSSTALL	Indicates if stalling of the PE is permitted. 0b0 Stalling of the PE is not permitted.	0b0
[26]	STALLCTL	Indicates if trace unit implements stalling of the PE. 0b0 Stalling of the PE is not implemented.	0b0
[25]	SYNCPR	Indicates if an implementation has a fixed synchronization period. 0b0 AArch64-TRCSYNCPR is read/write so software can change the synchronization period.	0b0
[24]	TRCERR	Indicates forced tracing of System Error exceptions is implemented. 0b1 Forced tracing of System Error exceptions is implemented.	0b1
[23]	RES0	Reserved	RES0
[22]	EXLEVEL_NS_EL2	Indicates if Non-secure EL2 is implemented. 0b1 Non-secure EL2 is implemented.	0b1
[21]	EXLEVEL_NS_EL1	Indicates if Non-secure EL1 is implemented. 0b1 Non-secure EL1 is implemented.	0b1
[20]	EXLEVEL_NS_ELO	Indicates if Non-secure ELO is implemented. 0b1 Non-secure ELO is implemented.	0b1

Bits	Name	Description	Reset
[19]	EXLEVEL_S_EL3	Indicates if EL3 is implemented. 0b1 EL3 is implemented.	0b1
[18]	EXLEVEL_S_EL2	Indicates if Secure EL2 is implemented. 0b1 Secure EL2 is implemented.	0b1
[17]	EXLEVEL_S_EL1	Indicates if Secure EL1 is implemented. 0b1 Secure EL1 is implemented.	0b1
[16]	EXLEVEL_S_ELO	Indicates if Secure ELO is implemented. 0b1 Secure ELO is implemented.	0b1
[15:14]	RES0	Reserved	RES0
[13:12, 30:28]	NUMPROC	Indicates the number of PEs available for tracing. 0b000000 The trace unit can trace one PE.	0b000000
[11:0]	CCITMIN	Indicates the minimum value that can be programmed in AArch64-TRCCCCTLR.THRESHOLD. 0b0000000000100	0x004

Access

MRS <Xt>, TRCIDR3

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1011	0b111

Accessibility

MRS <Xt>, TRCIDR3

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = TRCIDR3;
    end
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    end
end

```



```
elseif CPTR_EL2.TTA == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif CPTR_EL3.TTA == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR3;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR3;
```

A.15.14 TRCIDR4, ID Register 4

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR4 bits [31:0] are architecturally mapped to External register [B.4.13 TRCIDR4, ID Register 4](#) on page 822 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0001	0001	0111	0000	xxx0	0000	0100
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-195: AARCH64_TRCIDR4 bit assignments




Table A-482: TRCIDR4 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:28]	NUMVMIDC	Indicates the number of Virtual Context Identifier Comparators that are available for tracing. 0b0001 The number of Virtual Context Identifier Comparators in this implementation.	0b0001
[27:24]	NUMCIDC	Indicates the number of Context Identifier Comparators that are available for tracing. 0b0001 The number of Context Identifier Comparators in this implementation.	0b0001
[23:20]	NUMSSCC	Indicates the number of Single-shot Comparator Controls that are available for tracing. 0b0001 The number of Single-shot Comparator Controls in this implementation.	0b0001
[19:16]	NUMRSPAIR	Indicates the number of resource selector pairs that are available for tracing. 0b0111 The number of resource selector pairs in this implementation, minus one.	0b0111
[15:12]	NUMPC	Indicates the number of PE Comparator Inputs that are available for tracing. 0b0000 The number of PE Comparator Inputs in this implementation.	0b0000
[11:9]	RES0	Reserved	RES0
[8]	SUPPDAC	Indicates whether data address comparisons are implemented. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0 Data address comparisons not implemented.	0b0
[7:4]	NUMDVC	Indicates the number of data value comparators. Data value comparators are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0000 The number of data value comparators in this implementation.	0b0000
[3:0]	NUMACPAIRS	Indicates the number of Address Comparator pairs that are available for tracing. 0b0100 The number of Address Comparator pairs in this implementation.	0b0100

Access

MRS <Xt>, TRCIDR4

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1100	0b111

Accessibility

MRS <Xt>, TRCIDR4

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR4;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR4;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR4;

```

A.15.15 TRCIDR5, ID Register 5

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR5 bits [31:0] are architecturally mapped to External register [B.4.14 TRCIDR5, ID Register 5](#) on page 824 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x010	100x	0100	0111	xxxx	1001	1111	1111
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-196: AARCH64_TRCIDR5 bit assignments




Table A-484: TRCIDR5 bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30:28]	NUMCNTR	Indicates the number of Counters that are available for tracing. 0b010 The number of Counters implemented.	0b010
[27:25]	NUMSEQSTATE	Indicates if the Sequencer is implemented and the number of Sequencer states that are implemented. 0b100 Four Sequencer states are implemented.	0b100
[24]	RES0	Reserved	RES0
[23]	LPOVERRIDE	Indicates support for Low-power Override Mode. 0b0 The trace unit does not support Low-power Override Mode.	0b0
[22]	ATBTRIG	Indicates if the implementation can support ATB triggers. 0b1 The implementation supports ATB triggers.	0b1

Bits	Name	Description	Reset
[21:16]	TRACEIDSIZE	Indicates the trace ID width. 0b000111 The implementation supports a 7-bit trace ID.	0b000111
[15:12]	RES0	Reserved	RES0
[11:9]	NUMEXTINSEL	Indicates how many External Input Selector resources are implemented. 0b100 The number of External Input Selector resources implemented.	0b100
[8:0]	NUMEXTIN	Indicates how many External Inputs are implemented. 0b11111111 Unified PMU event selection.	0b11111111

Access

MRS <Xt>, TRCIDR5

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1101	0b111

Accessibility

MRS <Xt>, TRCIDR5

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR5;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR5;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR5;

```

A.15.16 TRCIDR6, ID Register 6

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR6 bits [31:0] are architecturally mapped to External register [B.4.15 TRCIDR6, ID Register 6](#) on page 826 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-197: AARCH64_TRCIDR6 bit assignments




Table A-486: TRCIDR6 bit descriptions

Bits	Name	Description	Reset
[63:3]	RES0	Reserved	RES0
[2]	EXLEVEL_RL_EL2	Indicates if Realm EL2 is implemented. 0b0 Realm EL2 is not implemented.	0b0

Bits	Name	Description	Reset
[1]	EXLEVEL_RL_EL1	Indicates if Realm EL1 is implemented. 0b0 Realm EL1 is not implemented.	0b0
[0]	EXLEVEL_RL_ELO	Indicates if Realm ELO is implemented. 0b0 Realm ELO is not implemented.	0b0

Access

MRS <Xt>, TRCIDR6

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1110	0b111

Accessibility

MRS <Xt>, TRCIDR6

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR6;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR6;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR6;

```

A.15.17 TRCIDR7, ID Register 7

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR7 bits [31:0] are architecturally mapped to External register [B.4.16 TRCIDR7, ID Register 7](#) on page 827 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-198: AARCH64_TRCIDR7 bit assignments




Table A-488: TRCIDR7 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR7

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b1111	0b111

Accessibility

MRS <Xt>, TRCIDR7

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR7;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIDR7;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIDR7;

```

A.15.18 TRCIDR8, ID Register 8

Returns the maximum speculation depth of the instruction trace element stream.

Configurations

AArch64 register TRCIDR8 bits [31:0] are architecturally mapped to External register [B.4.2 TRCIDR8, ID Register 8](#) on page 806 bits [31:0].

Attributes

Width

64


Functional group

Trace unit registers

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-199: AArch64_TRCIDR8 bit assignments




Table A-490: TRCIDR8 bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	MAXSPEC	Indicates the maximum speculation depth of the instruction trace element stream. This is the maximum number of PO elements in the trace element stream that can be speculative at any time. 0b00000000000000000000000000000000	0x00000000

Access

MRS <Xt>, TRCIDR8

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b110

Accessibility

MRS <Xt>, TRCIDR8

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
```

```
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR8;
elseif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR8;
elseif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIDR8;
```

A.15.19 TRCIDR9, ID Register 9

Returns the tracing capabilities of the trace unit.

Configurations

AArch64 register TRCIDR9 bits [31:0] are architecturally mapped to External register [B.4.3 TRCIDR9, ID Register 9](#) on page 807 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-200: AARCH64_TRCIDR9 bit assignments




Table A-492: TRCIDR9 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

MRS <Xt>, TRCIDR9

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0001	0b110

Accessibility

MRS <Xt>, TRCIDR9

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCID == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        X[t, 64] = TRCIDR9;
    elsif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elsif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            end
        else
            X[t, 64] = TRCIDR9;
    elsif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
```

`X[t, 64] = TRCIDR9;`

A.15.20 TRCIMSPECO, IMP DEF Register 0

TRCIMSPECO shows the presence of any **IMPLEMENTATION DEFINED** features, and provides an interface to enable the features that are provided.

Configurations

AArch64 register TRCIMSPECO bits [31:0] are architecturally mapped to External register [B.4.8 TRCIMSPECO, IMP DEF Register 0](#) on page 812 bits [31:0].

Attributes

Width

64

Functional group

Trace unit registers

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure A-201: AARCH64_TRCIMSPECO bit assignments




Table A-494: TRCIMSPECO bit descriptions

Bits	Name	Description	Reset
[63:4]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[3:0]	SUPPORT	Indicates whether the implementation supports IMPLEMENTATION DEFINED features. 0b0000 No IMPLEMENTATION DEFINED features are supported.	0b0000

Access

MRS <Xt>, TRCIMSPECO

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

MSR TRCIMSPECO, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

Accessibility

MRS <Xt>, TRCIMSPECO

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elseif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elseif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDFGRTR_EL2.TRCIMSPECn == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIMSPECO;
    elseif PSTATE.EL == EL2 then
        if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
            UNDEFINED;
        elseif CPTR_EL2.TTA == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elseif CPTR_EL3.TTA == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = TRCIMSPECO;
    elseif PSTATE.EL == EL3 then
        if CPTR_EL3.TTA == '1' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = TRCIMSPECO;

```

MSR TRCIMSPECO, <Xt>

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && SCR_EL3.FGTEn == '1' && HDBGWTR_EL2.TRCIMSPECN == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        TRCIMSPECO = X[t, 64];
    end
elsif PSTATE.EL == EL2 then
    if Halted() && EDSCR.SDD == '1' && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        end
    else
        TRCIMSPECO = X[t, 64];
    end
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPECO = X[t, 64];
    end
end

```

Appendix B External registers

This appendix contains the descriptions for the C1-Pro external registers.

This manual does not provide a complete list of registers. Read this manual together with the [Arm® Architecture Reference Manual for A-profile architecture](#).

B.1 External AMU registers summary

The following summary table provides an overview of all memory-mapped AMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-1: AMU registers summary

Offset	Name	Reset	Width	Description
0x0	AMEVCNTR00 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x8	AMEVCNTR01 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x10	AMEVCNTR02 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x18	AMEVCNTR03 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 0
0x100	AMEVCNTR10 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x108	AMEVCNTR11 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x110	AMEVCNTR12 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x118	AMEVCNTR13 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x120	AMEVCNTR14 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x128	AMEVCNTR15 [63:0]	See individual bit resets.	64-bit	Activity Monitors Event Counter Registers 1
0x400	AMEVTYPER00	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x404	AMEVTYPER01	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x408	AMEVTYPER02	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x40C	AMEVTYPER03	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 0
0x480	AMEVTYPER10	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x484	AMEVTYPER11	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x488	AMEVTYPER12	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x48C	AMEVTYPER13	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x490	AMEVTYPER14	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1
0x494	AMEVTYPER15	See individual bit resets.	32-bit	Activity Monitors Event Type Registers 1

Offset	Name	Reset	Width	Description
0xC00	AMCNTENSET0	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 0
0xC04	AMCNTENSET1	See individual bit resets.	32-bit	Activity Monitors Count Enable Set Register 1
0xC20	AMCNTENCLR0	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 0
0xC24	AMCNTENCLR1	See individual bit resets.	32-bit	Activity Monitors Count Enable Clear Register 1
0xCE0	AMCGCR	See individual bit resets.	32-bit	Activity Monitors Counter Group Configuration Register
0xE00	AMCFGR	See individual bit resets.	32-bit	Activity Monitors Configuration Register
0xE04	AMCR	See individual bit resets.	32-bit	Activity Monitors Control Register
0xE08	AMIIDR	See individual bit resets.	32-bit	Activity Monitors Implementation Identification Register
0xFA8	AMDEVAFF0	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 0
0xFAC	AMDEVAFF1	See individual bit resets.	32-bit	Activity Monitors Device Affinity Register 1
0xFBC	AMDEVARCH	See individual bit resets.	32-bit	Activity Monitors Device Architecture Register
0xFCC	AMDEVTYPE	See individual bit resets.	32-bit	Activity Monitors Device Type Register
0xFD0	AMPIDR4	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 4
0xFE0	AMPIDR0	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 0
0xFE4	AMPIDR1	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 1
0xFE8	AMPIDR2	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 2
0xFEC	AMPIDR3	See individual bit resets.	32-bit	Activity Monitors Peripheral Identification Register 3
0xFF0	AMCIDR0	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 0
0xFF4	AMCIDR1	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 1
0xFF8	AMCIDR2	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 2
0xFFC	AMCIDR3	See individual bit resets.	32-bit	Activity Monitors Component Identification Register 3

B.1.1 AMEVCNTR00, Activity Monitors Event Counter Registers 0

Provides access to the architected activity monitor event counter 0.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x0

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-1: AMU_AMEVCNTR00 bit assignments




Table B-2: AMEVCNTR00 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of architected activity monitor event counter 0.	0x0000000000000000

Access

If 0 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR00 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 0 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR00 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x0	AMEVCNTR00	63:0

B.1.2 AMEVCNTR01, Activity Monitors Event Counter Registers 0

Provides access to the architected activity monitor event counter 1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x8

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-2: AMU_AMEVCNTR01 bit assignments




Table B-4: AMEVCNTR01 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of architected activity monitor event counter 1.	0x0000000000000000

Access

If 1 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR01 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 1 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR01 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x8	AMEVCNTR01	63:0

B.1.3 AMEVCNTR02, Activity Monitors Event Counter Registers 0

Provides access to the architected activity monitor event counter 2.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x10

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
0000

Bit descriptions

Figure B-3: AMU_AMEVCNTR02 bit assignments




Table B-6: AMEVCNTR02 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of architected activity monitor event counter 2.	0x0000000000000000

Access

If 2 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR02 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 2 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR02 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x10	AMEVCNTR02	63:0

B.1.4 AMEVCNTR03, Activity Monitors Event Counter Registers 0

Provides access to the architected activity monitor event counter 3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x18

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
0000

Bit descriptions

Figure B-4: AMU_AMEVCNTR03 bit assignments




Table B-8: AMEVCNTR03 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of architected activity monitor event counter 3.	0x0000000000000000

Access

If 3 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR03 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 3 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVCNTR03 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x18	AMEVCNTR03	63:0

B.1.5 AMEVCNTR10, Activity Monitors Event Counter Registers 1

Provides access to the auxiliary activity monitor event counter 0.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x100

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-5: AMU_AMEVCNTR10 bit assignments




Table B-10: AMEVCNTR10 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of Auxiliary activity monitor event counter 0.	0x0000000000000000

Access

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR10 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR10 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x100	AMEVCNTR10	63:0

B.1.6 AMEVCNTR11, Activity Monitors Event Counter Registers 1

Provides access to the auxiliary activity monitor event counter 1.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x108

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-6: AMU_AMEVCNTR11 bit assignments




Table B-12: AMEVCNTR11 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of Auxiliary activity monitor event counter 1.	0x0000000000000000

Access

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR11 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR11 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x108	AMEVCNTR11	63:0

B.1.7 AMEVCNTR12, Activity Monitors Event Counter Registers 1

Provides access to the auxiliary activity monitor event counter 2.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x110

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-7: AMU_AMEVCNTR12 bit assignments




Table B-14: AMEVCNTR12 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of Auxiliary activity monitor event counter 2.	0x0000000000000000

Access

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR12 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR12 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x110	AMEVCNTR12	63:0

B.1.8 AMEVCNTR13, Activity Monitors Event Counter Registers 1

Provides access to the auxiliary activity monitor event counter 3.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x118

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-8: AMU_AMEVCNTR13 bit assignments




Table B-16: AMEVCNTR13 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of Auxiliary activity monitor event counter 3.	0x0000000000000000

Access

If 3 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR13 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 3 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR13 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x118	AMEVCNTR13	63:0

B.1.9 AMEVCNTR14, Activity Monitors Event Counter Registers 1

Provides access to the auxiliary activity monitor event counter 4.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x120

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-9: AMU_AMEVCNTR14 bit assignments




Table B-18: AMEVCNTR14 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of Auxiliary activity monitor event counter 4.	0x0000000000000000

Access

If 4 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR14 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 4 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR14 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x120	AMEVCNTR14	63:0

B.1.10 AMEVCNTR15, Activity Monitors Event Counter Registers 1

Provides access to the auxiliary activity monitor event counter 5.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

AMU

Register offset

0x128

Reset value

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-10: AMU_AMEVCNTR15 bit assignments




Table B-20: AMEVCNTR15 bit descriptions

Bits	Name	Description	Reset
[63:0]	ACNT	Value of Auxiliary activity monitor event counter 5.	0x0000000000000000

Access

If 5 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR15 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 5 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVCNTR15 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x128	AMEVCNTR15	63:0

B.1.11 AMEVTYPER00, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR00 counts.

Configurations

This register is available in all configurations.


Attributes


Width
32

Component
AMU

Register offset
0x400

Reset value




Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-11: AMU_AMEVTYPER00 bit assignments





Table B-22: AMEVTYPER00 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR00. The value of this field is architecturally mandated for each architected counter. 0b00000000000010001 Processor frequency cycles	16 {x}

Access

If 0 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER00 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).


Note

AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 0 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER00 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x400	AMEVTYPER00	None

B.1.12 AMEVTYPER01, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR01 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x404

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-12: AMU_AMEVTYPER01 bit assignments




Table B-24: AMEVTYPER01 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR01. The value of this field is architecturally mandated for each architected counter. 0b01000000000000100 Constant frequency cycles	16 {x}

Access

If 1 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER01 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 1 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER01 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x404	AMEVTYPER01	None

B.1.13 AMEVTYPER02, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR02 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU

Register offset

0x408

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-13: AMU_AMEVTYPER02 bit assignments




Table B-26: AMEVTYPER02 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR02. The value of this field is architecturally mandated for each architected counter. 0b00000000000001000 Instructions retired	16 {x}

Access

If 2 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER02 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements*

for reserved and unallocated registers in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 2 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER02 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x408	AMEVTYPER02	None

B.1.14 AMEVTYPER03, Activity Monitors Event Type Registers 0

Provides information on the events that an architected activity monitor event counter AMU.AMEVCNTR03 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x40C

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-14: AMU_AMEVTYPER03 bit assignments




Table B-28: AMEVTYPER03 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the architected activity monitor event counter AMU.AMEVCNTR03. The value of this field is architecturally mandated for each architected counter. 0b0100000000000101 Memory stall cycles	16{x}

Access

If 3 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER03 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Accessibility

If 3 is greater than or equal to the number of architected activity monitor event counters, reads of AMEVTYPER03 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG0NC identifies the number of architected activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x40C	AMEVTYPER03	None

B.1.15 AMEVTYPER10, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR10 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x480

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-15: AMU_AMEVTPER10 bit assignments



Table B-30: AMEVTYPER10 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	<p>Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR10.</p> <p>0b00000001100000000</p> <p>MPMM gear 0 period threshold exceeded</p>	16 {x}

Access

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER10 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 0 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER10 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x480	AMEVTYPER10	None

B.1.16 AMEVTYPER11, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR11 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU


Register offset

0x484

Reset value



312723191511730



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-16: AMU_AMEVTYPER11 bit assignments





Table B-32: AMEVTYPER11 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR11. 0b00000001100000001 MPMM gear 1 period threshold exceeded	16 {x}

Access

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER11 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).




Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 1 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER11 are RAZ. Software must treat reserved accesses as 'Access requirements for reserved and unallocated registers'.



Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x484	AMEVTYPER11	None

B.1.17 AMEVTYPER12, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR12 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x488

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-17: AMU_AMEVTYPER12 bit assignments




Table B-34: AMEVTYPER12 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR12. 0b00000001100000010 MPMM gear 2 period threshold exceeded	16{x}

Access

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER12 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 2 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER12 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x488	AMEVTYPER12	None

B.1.18 AMEVTYPER13, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR13 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU


Register offset

0x48C

Reset value



312723191511730



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-18: AMU_AMEVTYPER13 bit assignments





Table B-36: AMEVTYPER13 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	This counter is an accumulation of CPU activity. This value is updated on a periodic basis with a count of the activity within the CPU. 0b00000001100010000 CPU activity count	16 {x}

Access

If 3 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER13 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).




Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 3 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER13 are RAZ. Software must treat reserved accesses as 'Access requirements for reserved and unallocated registers'.



Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x48C	AMEVTYPER13	None

B.1.19 AMEVTYPER14, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR14 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0x490

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-19: AMU_AMEVTYPER14 bit assignments




Table B-38: AMEVTYPER14 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR14. 0b0011001000000000 The CPU is stalling because of SME2 unit backpressure, for any reason	16{ <i>x</i> }

Access

If 4 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER14 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 4 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER14 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x490	AMEVTYPER14	None

B.1.20 AMEVTYPER15, Activity Monitors Event Type Registers 1

Provides information on the events that an auxiliary activity monitor event counter AMU.AMEVCNTR15 counts.

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU


Register offset

0x494

Reset value



312723191511730



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-20: AMU_AMEVTYPER15 bit assignments





Table B-40: AMEVTYPER15 bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0
[15:0]	evtCount	Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter AMU.AMEVCNTR15. 0b0011001000000010 The CPU is stalling because of SME2 unit backpressure, waiting for arbitration	16 {x}

Access

If 5 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER15 are RAZ. Software must treat reserved accesses as **RES0**. See *Access requirements for reserved and unallocated registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).




Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Accessibility

If 5 is greater than or equal to the number of auxiliary activity monitor event counters, reads of AMEVTYPER15 are RAZ. Software must treat reserved accesses as RES0. See 'Access requirements for reserved and unallocated registers'.



Note

AMU.AMCGCR.CG1NC identifies the number of auxiliary activity monitor event counters.

Component	Offset	Instance	Range
AMU	0x494	AMEVTYPER15	None

B.1.21 AMCGCR, Activity Monitors Counter Group Configuration Register

Provides information on the number of activity monitor event counters implemented within each counter group.

Configurations

External register AMCGCR bits [31:0] are architecturally mapped to AArch64 System register [A.1.2 AMCGCR_ELO, Activity Monitors Counter Group Configuration Register](#) on page 192 bits [31:0].


Attributes

Width
32

Component
AMU

Register offset
0xCE0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-21: AMU_AMCGCR bit assignments




Table B-42: AMCGCR bit descriptions

Bits	Name	Description	Reset
[31:16]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[15:8]	CG1NC	Counter Group 1 Number of Counters. The number of counters in the auxiliary counter group. 0b000000100 If SME is not implemented, four counters in the auxiliary counter group. 0b000000110 If SME is implemented, six counters in the auxiliary counter group. All other values are reserved.	8 {x}
[7:0]	CG0NC	Counter Group 0 Number of Counters. The number of counters in the architected counter group. 0b000000100	0x04

Accessibility

Component	Offset	Instance	Range
AMU	0xCE0	AMCGCR	None

B.1.22 AMCFGR, Activity Monitors Configuration Register

Global configuration register for the activity monitors.

Provides information on supported features, the number of counter groups implemented, the total number of activity monitor event counters implemented, and the size of the counters. AMCFGR is applicable to both the architected and the auxiliary counter groups.

Configurations

External register AMCFGR bits [31:0] are architecturally mapped to AArch64 System register [A.1.1 AMCFGR_ELO, Activity Monitors Configuration Register](#) on page 189 bits [31:0].

Attributes

Width

32

Component

AMU

Register offset

0xE00

Reset value

0001	xxx1	0000	0000	0011	1111	xxxx	xxxx
31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-22: AMU_AMCFGR bit assignments




Table B-44: AMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	Defines the number of counter groups. The following value is specified for this product. 0b0001 Two counter groups are implemented	0b0001
[27:25]	RES0	Reserved	RES0
[24]	HDBG	Halt-on-debug supported. This feature must be supported, and so this bit is 0b1. 0b1 AMU.AMCR.HDBG is read/write.	0b1
[23:14]	RAZ	Reserved	RAZ
[13:8]	SIZE	Defines the size of the activity monitor event counters, minus one. The counters are 64-bit, so the value of this field is 0b111111. This field is used by software to determine the spacing of the counters in the memory-map. The counters are at doubleword-aligned addresses. 0b111111	0b111111
[7:0]	N	Defines the number of activity monitor event counters. The total number of counters implemented in all groups by the Activity Monitors Extension is [AMCFGR_EL0.N + 1]. 0b00000111 If SME is not implemented, Eight activity monitor event counters. 0b00001001 If SME is implemented, Ten monitor event counters.	The reset values can be the following: 0b00000111, 0b00001001, respective to the value.

Accessibility

Component	Offset	Instance	Range
AMU	0xE00	AMCFGR	None

B.1.23 AMIIDR, Activity Monitors Implementation Identification Register

Defines the implementer and revisions of the AMU.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xE08

Reset value

1101 1000 1011 0001 0010 0100 0011 1011

Bit descriptions

Figure B-23: AMU_AMIIDR bit assignments




Table B-46: AMIIDR bit descriptions

Bits	Name	Description	Reset
[31:20]	ProductID	This field is an AMU part identifier. 0b110110001011 C1-Pro	0xD8B
[19:16]	Variant	This field distinguishes product variants or major revisions of the product. 0b0001 r1p2	0b0001
[15:12]	Revision	This field distinguishes minor revisions of the product. 0b0010 r1p2	0b0010
[11:0]	Implementer	Contains the JEP106 code of the company that implemented the AMU. For an Arm implementation, this field reads as 0x43B. 0b010000111011 Arm Limited	0x43B

Accessibility

Component	Offset	Instance	Range
AMU	0xE08	AMIIDR	None

B.1.24 AMDEVARCH, Activity Monitors Device Architecture Register

Identifies the programmers' model architecture of the AMU component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFBC

Reset value

0100 0111 0111 0000 0000 1010 0110 0110

Bit descriptions

Figure B-24: AMU_AMDEVARCH bit assignments




Table B-48: AMDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architecture of the component. For AMU, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0x4. Bits [27:21] are the JEP106 ID code, 0x3B. 0b01000111011	0b01000111011
[20]	PRESENT	Indicates that the DEVARCH is present. 0b1	0b1

Bits	Name	Description	Reset
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision. 0b0000 Architecture revision is AMUv1. All other values are reserved.	0b0000
[15:0]	ARCHID	Defines this part to be an AMU component. For architectures defined by Arm this is further subdivided. For AMU: <ul style="list-style-type: none">Bits [15:12] are the architecture version, also identified as AMDEVARCH.ARCHVER.Bits [11:0] are the architecture part number, also identified as AMDEVARCH.ARCHPART. AMDEVARCH.ARCHVER = 0x0, which corresponds to AMU architecture version AMUv1. If FEAT_AMU_EXT32 is implemented, AMDEVARCH is 0xA66. 0b0000101001100110 AMUv1, with FEAT_AMU_EXT32 implemented.	0xA66

Accessibility

Component	Offset	Instance	Range
AMU	0xFBC	AMDEVARCH	None

B.1.25 AMDEVTYPE, Activity Monitors Device Type Register

Indicates to a debugger that this component is part of a PE's performance monitor interface.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFCC

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0110
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-25: AMU_AMDEVTYPE bit assignments



Table B-50: AMDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. 0b0001 Component within a PE.	0b0001
[3:0]	MAJOR	Major type. 0b0110 Performance monitor component	0b0110

Accessibility

Component	Offset	Instance	Range
AMU	0xFCC	AMDEVTYPE	None

B.1.26 AMPIDR4, Activity Monitors Peripheral Identification Register 4

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU

Register offset

0xFD0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-26: AMU_AMPIDR4 bit assignments




Table B-52: AMPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000	0b0000
[3:0]	DES_2	Designer. JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Instance	Range
AMU	0xFD0	AMPIDR4	None

B.1.27 AMPIDR0, Activity Monitors Peripheral Identification Register 0

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-27: AMU_AMPIDR0 bit assignments




Table B-54: AMPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, least significant byte. 0b10001011 C1-Pro	0x8B

Accessibility

Component	Offset	Instance	Range
AMU	0xFE0	AMPIDR0	None

B.1.28 AMPIDR1, Activity Monitors Peripheral Identification Register 1

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU

Register offset

0xFE4

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-28: AMU_AMPIDR1 bit assignments



Table B-56: AMPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011

Bits	Name	Description	Reset
[3:0]	PART_1	Part number, most significant nibble. 0b1101 C1-Pro	0b1101

Accessibility

Component	Offset	Instance	Range
AMU	0xFE4	AMPIDR1	None

B.1.29 AMPIDR2, Activity Monitors Peripheral Identification Register 2

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFE8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	1011
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-29: AMU_AMPIDR2 bit assignments




Table B-58: AMPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0001 r1p2	0b0001
[3]	JEDEC	Indicates a JEP106 identity code is used. 0b1	0b1
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
AMU	0xFE8	AMPIDR2	None

B.1.30 AMPIDR3, Activity Monitors Peripheral Identification Register 3

Provides information to identify an activity monitors component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width


32

Component

AMU

Register offset
0xFEC

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-30: AMU_AMPIDR3 bit assignments



Table B-60: AMPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using AMU.AMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0010 r1p2	0b0010
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000 The component is not modified from the original design.	0b0000

Accessibility

Component	Offset	Instance	Range
AMU	0xFEC	AMPIDR3	None

B.1.31 AMCIDR0, Activity Monitors Component Identification Register 0

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU

Register offset

0xFF0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-31: AMU_AMCIDR0 bit assignments




Table B-62: AMCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Preamble. 0b00001101	0x0D

Accessibility

Component	Offset	Instance	Range
AMU	0xFF0	AMCIDR0	None

B.1.32 AMCIDR1, Activity Monitors Component Identification Register 1

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32


Component

AMU

Register offset

0xFF4

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-32: AMU_AMCIDR1 bit assignments




Table B-64: AMCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	CLASS	Component class. 0b1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Preamble. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
AMU	0xFF4	AMCIDR1	None

B.1.33 AMCIDR2, Activity Monitors Component Identification Register 2

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFF8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-33: AMU_AMCIDR2 bit assignments




Table B-66: AMCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Preamble. 0b00000101	0x05

Accessibility

Component	Offset	Instance	Range
AMU	0xFF8	AMCIDR2	None

B.1.34 AMCIDR3, Activity Monitors Component Identification Register 3

Provides information to identify an activity monitors component.

For more information, see *About the Component identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

AMU

Register offset

0xFFC

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-34: AMU_AMCIDR3 bit assignments




Table B-68: AMCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Preamble. 0b10110001	0xB1

Accessibility

Component	Offset	Instance	Range
AMU	0xFFC	AMCIDR3	None

B.2 External CTI registers summary

The following summary table provides an overview of all memory-mapped CTI registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-70: CTI registers summary

Offset	Name	Reset	Width	Description
0x000	CTICONTROL	See individual bit resets.	32-bit	CTI Control register
0x010	CTIINTACK	See individual bit resets.	32-bit	CTI Output Trigger Acknowledge register
0x014	CTIAPPSET	See individual bit resets.	32-bit	CTI Application Trigger Set register
0x018	CTIAPPCLEAR	See individual bit resets.	32-bit	CTI Application Trigger Clear register
0x01C	CTIAPPPULSE	See individual bit resets.	32-bit	CTI Application Pulse register

Offset	Name	Reset	Width	Description
0x020 + (4 * n)	CTIINEN_n_	See individual bit resets.	32-bit	CTI Input Trigger to Output Channel Enable registers
0x0A0 + (4 * n)	CTIOUTEN_n_	See individual bit resets.	32-bit	CTI Input Channel to Output Trigger Enable registers
0x130	CTITRIGINSTATUS	See individual bit resets.	32-bit	CTI Trigger In Status register
0x134	CTITRIGOUTSTATUS	See individual bit resets.	32-bit	CTI Trigger Out Status register
0x138	CTICHINSTATUS	See individual bit resets.	32-bit	CTI Channel In Status register
0x13C	CTICHOUTSTATUS	See individual bit resets.	32-bit	CTI Channel Out Status register
0x140	CTIGATE	See individual bit resets.	32-bit	CTI Channel Gate Enable register
0x150	CTIDEVCTL	See individual bit resets.	32-bit	CTI Device Control register
0xFA0	CTICLAIMSET	See individual bit resets.	32-bit	CTI CLAIM Tag Set register
0xFA4	CTICLAIMCLR	See individual bit resets.	32-bit	CTI CLAIM Tag Clear register
0xFA8	CTIDEVAFF0	See individual bit resets.	32-bit	CTI Device Affinity register 0
0xFAC	CTIDEVAFF1	See individual bit resets.	32-bit	CTI Device Affinity register 1
0xFB0	CTILAR	See individual bit resets.	32-bit	CTI Lock Access Register
0xFB4	CTILSR	See individual bit resets.	32-bit	CTI Lock Status Register
0xFB8	CTIAUTHSTATUS	See individual bit resets.	32-bit	CTI Authentication Status register
0xFBC	CTIDEVARCH	See individual bit resets.	32-bit	CTI Device Architecture register
0xFC0	CTIDEVID2	See individual bit resets.	32-bit	CTI Device ID register 2
0xFC4	CTIDEVID1	See individual bit resets.	32-bit	CTI Device ID register 1
0xFC8	CTIDEVID	See individual bit resets.	32-bit	CTI Device ID register 0
0xFCC	CTIDEVTYPE	See individual bit resets.	32-bit	CTI Device Type register
0xFD0	CTIPIDR4	See individual bit resets.	32-bit	CTI Peripheral Identification Register 4
0xFE0	CTIPIDR0	See individual bit resets.	32-bit	CTI Peripheral Identification Register 0
0xFE4	CTIPIDR1	See individual bit resets.	32-bit	CTI Peripheral Identification Register 1
0xFE8	CTIPIDR2	See individual bit resets.	32-bit	CTI Peripheral Identification Register 2
0xFEC	CTIPIDR3	See individual bit resets.	32-bit	CTI Peripheral Identification Register 3
0xFF0	CTICIDR0	See individual bit resets.	32-bit	CTI Component Identification Register 0
0xFF4	CTICIDR1	See individual bit resets.	32-bit	CTI Component Identification Register 1
0xFF8	CTICIDR2	See individual bit resets.	32-bit	CTI Component Identification Register 2
0xFFC	CTICIDR3	See individual bit resets.	32-bit	CTI Component Identification Register 3

B.3 External Debug registers summary

The following summary table provides an overview of all memory-mapped Debug registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-71: Debug registers summary

Offset	Name	Reset	Width	Description
0x020	EDESR	See individual bit resets.	32-bit	External Debug Event Status Register
0x024	EDECR	See individual bit resets.	32-bit	External Debug Execution Control Register
0x030	EDWAR	See individual bit resets.	64-bit	External Debug Watchpoint Address Register
0x038	EDHSR	See individual bit resets.	64-bit	External Debug Halting Syndrome Register
0x080	DBGDTRRX_ELO	See individual bit resets.	32-bit	Debug Data Transfer Register, Receive
0x084	EDITR	See individual bit resets.	32-bit	External Debug Instruction Transfer Register
0x088	EDSCR	See individual bit resets.	32-bit	External Debug Status and Control Register
0x08C	DBGDTRTX_ELO	See individual bit resets.	32-bit	Debug Data Transfer Register, Transmit
0x090	EDRCR	See individual bit resets.	32-bit	External Debug Reserve Control Register
0x098	EDECCR	See individual bit resets.	32-bit	External Debug Exception Catch Control Register
0x300	OSLAR_EL1	See individual bit resets.	32-bit	OS Lock Access Register
0x310	EDPRCR	See individual bit resets.	32-bit	External Debug Power/Reset Control Register
0x314	EDPRSR	See individual bit resets.	32-bit	External Debug Processor Status Register
0x400	DBGBVR0_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x408	DBGBCR0_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x410	DBGBVR1_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x418	DBGBCR1_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x420	DBGBVR2_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x428	DBGBCR2_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x430	DBGBVR3_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x438	DBGBCR3_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x440	DBGBVR4_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x448	DBGBCR4_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x450	DBGBVR5_EL1 [63:0]	See individual bit resets.	64-bit	Debug Breakpoint Value Registers
0x458	DBGBCR5_EL1	See individual bit resets.	64-bit	Debug Breakpoint Control Registers
0x800	DBGWVR0_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x808	DBGWCR0_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x810	DBGWVR1_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x818	DBGWCR1_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x820	DBGWVR2_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x828	DBGWCR2_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0x830	DBGWVR3_EL1 [63:0]	See individual bit resets.	64-bit	Debug Watchpoint Value Registers
0x838	DBGWCR3_EL1	See individual bit resets.	64-bit	Debug Watchpoint Control Registers
0xD00	MIDR_EL1	See individual bit resets.	32-bit	Main ID Register
0xD20	EDPFR	See individual bit resets.	64-bit	External Debug Processor Feature Register
0xD28	EDDFR	See individual bit resets.	64-bit	External Debug Feature Register
0xD48	EDDFR1	See individual bit resets.	64-bit	External Debug Feature Register 1

Offset	Name	Reset	Width	Description
0xD60	EDAA32PFR	See individual bit resets.	64-bit	External Debug Auxiliary Processor Feature Register
0xFA0	DBGCLAIMSET_EL1	See individual bit resets.	32-bit	Debug CLAIM Tag Set Register
0xFA4	DBGCLAIMCLR_EL1	See individual bit resets.	32-bit	Debug CLAIM Tag Clear Register
0xFA8	EDDEVAFF0	See individual bit resets.	32-bit	External Debug Device Affinity register 0
0xFAC	EDDEVAFF1	See individual bit resets.	32-bit	External Debug Device Affinity register 1
0xFB0	EDLAR	See individual bit resets.	32-bit	External Debug Lock Access Register
0xFB4	EDLSR	See individual bit resets.	32-bit	External Debug Lock Status Register
0xFB8	DBGAUTHSTATUS_EL1	See individual bit resets.	32-bit	Debug Authentication Status Register
0xFBC	EDDEVARCH	See individual bit resets.	32-bit	External Debug Device Architecture Register
0xFC0	EDDEVID2	See individual bit resets.	32-bit	External Debug Device ID register 2
0xFC4	EDDEVID1	See individual bit resets.	32-bit	External Debug Device ID Register 1
0xFC8	EDDEVID	See individual bit resets.	32-bit	External Debug Device ID register 0
0xFCC	EDDEVTYPE	See individual bit resets.	32-bit	External Debug Device Type register
0xFD0	EDPIDR4	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 4
0xFE0	EDPIDR0	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 0
0xFE4	EDPIDR1	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 1
0xFE8	EDPIDR2	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 2
0xFEC	EDPIDR3	See individual bit resets.	32-bit	External Debug Peripheral Identification Register 3
0xFF0	EDCIDR0	See individual bit resets.	32-bit	External Debug Component Identification Register 0
0xFF4	EDCIDR1	See individual bit resets.	32-bit	External Debug Component Identification Register 1
0xFF8	EDCIDR2	See individual bit resets.	32-bit	External Debug Component Identification Register 2
0xFFC	EDCIDR3	See individual bit resets.	32-bit	External Debug Component Identification Register 3

B.3.1 EDRCR, External Debug Reserve Control Register

This register is used to allow imprecise entry to Debug state and clear sticky bits in ext-EDSCR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug


Register offset

0x090

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-35: EXT_EDRCR bit assignments




Table B-72: EDRCR bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3]	CSPA	Clear Sticky Pipeline Advance. This bit is used to clear the ext-EDSCR.PipeAdv bit to 0. The actions on writing to this bit are: 0b0 No action. 0b1 Clear the ext-EDSCR.PipeAdv bit to 0.	x
[2]	CSE	Clear Sticky Error. Used to clear the ext-EDSCR cumulative error bits to 0. The actions on writing to this bit are: 0b0 No action. 0b1 Clear the ext-EDSCR.{TXU, RXO, ERR} bits, and, if the PE is in Debug state, the ext-EDSCR.ITO bit, to 0.	x
[1:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Debug	0x090	EDRCR	None

This interface is accessible as follows:

When IsCorePowered(), !DoubleLockStatus() and !OSLockStatus()

WO

Otherwise

ERROR

B.3.2 EDPRCR, External Debug Power/Reset Control Register

Controls the PE functionality related to powerup, reset, and powerdown.

Configurations

CORENPDRQ is the only field that is mapped between the EDPRCR and DBGPRCR and DBGPRCR_EL1.

Attributes

Width

32

Component

Debug

Register offset

0x310

Access type

inconsistent

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-36: EXT_EDPRCR bit assignments




Table B-74: EDPRCR bit descriptions

Bits	Name	Description	Reset
[31:2]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[1]	CWRR	<p>Warm reset request.</p> <p>The extent of the reset is IMPLEMENTATION DEFINED, but must be one of:</p> <ul style="list-style-type: none"> The request is ignored. Only this PE is Warm reset. This PE and other components of the system, possibly including other PEs, are Warm reset. <p>Arm deprecates use of this bit, and recommends that implementations ignore the request.</p> <p>0b0 No action.</p> <p>0b1 Request Warm reset.</p> <p>This field is in the Core power domain</p> <p>The PE ignores writes to this bit if any of the following are true:</p> <ul style="list-style-type: none"> ExternalSecureInvasiveDebugEnabled() == FALSE and EL3 is implemented. <p>In an implementation that includes the recommended external debug interface, this bit drives the DBGRSTREQ signal.</p> <p>When OSLockStatus() Access to this field is: RAZ/WI</p> <p>Otherwise Access to this field is: WO/RAZ</p>	0b0

Bits	Name	Description	Reset
[0]	CORENPDRQ	<p>Core no powerdown request. Requests emulation of powerdown.</p> <p>This request is typically passed to an external power controller. This means that whether a request causes power up is dependent on the IMPLEMENTATION DEFINED nature of the system. The power controller must not allow the Core power domain to switch off while this bit is 1.</p> <p>0b0 If the system responds to a powerdown request, it powers down Core power domain.</p> <p>0b1 If the system responds to a powerdown request, it does not powerdown the Core power domain, but instead emulates a powerdown of that domain.</p> <p>When this bit reads as UNKNOWN, the PE ignores writes to this bit.</p> <p>This field is in the Core power domain, and permitted accesses to this field map to the AArch32-DBGPRCR.CORENPDRQ and AArch64-DBGPRCR_EL1.CORENPDRQ fields.</p> <p>In an implementation that includes the recommended external debug interface, this bit drives the DBGNOPWRDWN signal.</p> <p>It is IMPLEMENTATION DEFINED whether this bit is reset to the Cold reset value on exit from an IMPLEMENTATION DEFINED software-visible retention state. For more information about retention states, see <i>Core power domain power states</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>Note: Writes to this bit are not prohibited by the IMPLEMENTATION DEFINED authentication interface. This means that a debugger can request emulation of powerdown regardless of whether invasive debug is permitted.</p> <p>When OSLockStatus() Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: RW</p>	x ¹

Accessibility

On permitted accesses to the register, other access controls affect the behavior of some fields. See the field descriptions for more information.

Component	Offset	Instance	Range
Debug	0x310	EDPRCR	None

This interface is accessible as follows:

When IsCorePowered()

RW

Otherwise

ERROR

¹ On a Cold reset, if the powerup request is implemented and the powerup request has been asserted, this field is an **IMPLEMENTATION DEFINED** choice of 0 or 1. If the powerup request is not asserted, this field is set to 0.

B.3.3 MIDR_EL1, Main ID Register

Provides identification information for the PE, including an implementer code for the device and a device ID number.

Configurations

External register MIDR_EL1 bits [31:0] are architecturally mapped to AArch64 System register [A.6.23 MIDR_EL1, Main ID Register](#) on page 497 bits [31:0].

Attributes

Width

32

Component

Debug

Register offset

0xD00

Access type

See bit descriptions

Reset value

0100 0001 0001 1111 1101 1000 1011 0010

Bit descriptions

Figure B-37: EXT_MIDR_EL1 bit assignments




Table B-76: MIDR_EL1 bit descriptions

Bits	Name	Description	Reset
[31:24]	Implementer	Indicates the implementer code. This value is: 0b01000001 Arm Limited	0x41
[23:20]	Variant	Indicates the major revision of the product. 0b0001 r1p2	0b0001
[19:16]	Architecture	Architecture version. 0b1111 Architectural features are individually identified in the ID_* registers.	0b1111

Bits	Name	Description	Reset
[15:4]	PartNum	Primary Part Number for the device. On processors implemented by Arm, if the top four bits of the primary part number are 0x0 or 0x7, the variant and architecture are encoded differently. 0b110110001011 C1-Pro	0xD8B
[3:0]	Revision	Indicates the minor revision of the product. 0b0010 r1p2	0b0010

Accessibility

Component	Offset	Instance	Range
Debug	0xD00	MIDR_EL1	None

This interface is accessible as follows:

When IsCorePowered() and !DoubleLockStatus()
RO

Otherwise
ImplementationDefined

B.3.4 EDPFR, External Debug Processor Feature Register

Provides information about implemented PE features.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Debug

Register offset

0xD20

Access type

See bit descriptions

Reset value

```
xxxx xxxx xxxx xxxx 0001 xxxx 0001 0001 xxxx xxxx 0001 0001 0001 0001 0001
```




Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-38: EXT_EDPFR bit assignments




Table B-78: EDPFR bit descriptions

Bits	Name	Description	Reset
[63:48]	UNKNOWN	Reserved	UNKNOWN
[47:44]	AMU	Indicates support for Activity Monitors Extension. Defined values are: 0b0001 FEAT_AMUv1 is implemented.	0b0001
[43:40]	UNKNOWN	Reserved	UNKNOWN
[39:36]	SEL2	Secure EL2. Defined values are: 0b0001 Secure EL2 is implemented.	0b0001
[35:32]	SVE	Scalable Vector Extension. Defined values are: 0b0001 SVE is implemented.	0b0001
[31:28]	UNKNOWN	Reserved	UNKNOWN
[27:24]	GIC	System register GIC interface support. Defined values are: 0b0011 System register interface to version 4.1 of the GIC CPU interface is supported. This value applies when GIC. 0b0000 GIC CPU interface system registers not implemented. This value applies when !GIC.	The reset values can be the following: 0b0011, 0b0000, respective to the value.

Bits	Name	Description	Reset
[23:20]	AdvSIMD	Advanced SIMD. Defined values are: 0b0001 As for 0b0000, and also includes support for half-precision floating-point arithmetic.	0b0001
[19:16]	FP	Floating-point. Defined values are: 0b0001 As for 0b0000, and also includes support for half-precision floating-point arithmetic.	0b0001
[15:12]	EL3	AArch64 EL3 Exception level handling. Defined values are: 0b0001 EL3 can be executed in AArch64 state only.	0b0001
[11:8]	EL2	AArch64 EL2 Exception level handling. Defined values are: 0b0001 EL2 can be executed in AArch64 state only.	0b0001
[7:4]	EL1	AArch64 EL1 Exception level handling. Defined values are: 0b0001 EL1 can be executed in AArch64 state only.	0b0001
[3:0]	ELO	AArch64 ELO Exception level handling. Defined values are: 0b0001 ELO can be executed in AArch64 state only.	0b0001

Accessibility

Component	Offset	Instance	Range
Debug	0xD20	EDPFR	None

This interface is accessible as follows:

When IsCorePowered() and !DoubleLockStatus()

RO

When !IsCorePowered()

ERROR

Otherwise

ImplementationDefined

B.3.5 EDDFR, External Debug Feature Register

Provides top-level information about the debug system.



Note

Debuggers must use ext-EDDEVARCH to determine the Debug architecture version.

For general information about the interpretation of the ID registers, see *Principles of the ID scheme for fields in ID registers* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Debug

Register offset

0xD28

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	0001	xxxx	xxxx	0001	xxxx	0011	xxxx	0101	1000	0001	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-39: EXT_EDDFR bit assignments




Table B-80: EDDFR bit descriptions

Bits	Name	Description	Reset
[63:60]	UNKNOWN	Reserved	UNKNOWN
[59:56]	RES0	Reserved	RES0
[55:44]	UNKNOWN	Reserved	UNKNOWN

Bits	Name	Description	Reset
[43:40]	TraceFilt	Armv8.4 Self-hosted Trace Extension version. Defined values are: 0b0001 Armv8.4 Self-hosted Trace Extension is implemented.	0b0001
[39:32]	UNKNOWN	Reserved	UNKNOWN
[31:28]	CTX_CMPs	Number of context-aware breakpoints, minus 1. 0b0001 Two context-aware breakpoints are included	0b0001
[27:24]	RES0	Reserved	RES0
[23:20]	WRPs	Number of watchpoints, minus 1. 0b0011 Four watchpoints	0b0011
[19:16]	RES0	Reserved	RES0
[15:12]	BRPs	Number of breakpoints, minus 1. 0b0101 Six breakpoints	0b0101
[11:8]	PMUVer	Performance Monitors Extension version. This field does not follow the standard ID scheme, but uses the alternative ID scheme described in <i>Alternative ID scheme used for the Performance Monitors Extension version</i> in the Arm® Architecture Reference Manual for A-profile architecture Defined values are: 0b1000 PMUv3 for Armv8.8. As 0b0111, and: <ul style="list-style-type: none"> Extends the Common event number space to include 0x0040 to 0x00BF and 0x4040 to 0x40BF. Removes the CONSTRAINED UNPREDICTABLE behaviors if a reserved or unimplemented PMU event number is selected. 	0b1000
[7:4]	TraceVer	Trace support. Indicates whether System register interface to a trace unit is implemented. Defined values are: 0b0001 Trace unit System registers implemented.	0b0001
[3:0]	UNKNOWN	Reserved	UNKNOWN

Accessibility

Component	Offset	Instance	Range
Debug	0xD28	EDDFR	None

This interface is accessible as follows:

When IsCorePowered() and !DoubleLockStatus()

RO

When !IsCorePowered()

ERROR

Otherwise
ImplementationDefined

B.3.6 EDDFR1, External Debug Feature Register 1

Provides top-level information about the debug system in AArch64.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

Debug


Register offset

0xD48

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-40: EXT_EDDFR1 bit assignments




Table B-82: EDDFR1 bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0
[55:52]	DPFZS	This field either has the same value as AArch64-ID_AA64DFR1_EL1.DPFZS or reads as zero.	xxxx

Bits	Name	Description	Reset
[51:32]	RES0	Reserved	RES0
[31:24]	CTX_CMPs	Context-aware breakpoints. Defined values are: All other values are reserved. The value of this field is never greater than EDDFR1.BRPs. In an implementation that supports AArch64, this field has the same value as AArch64-ID_AA64DFR1_EL1.CTX_CMPs.	8 {x}
[23:16]	WRPs	Watchpoints. Defined values are: All other values are reserved. In an implementation that supports AArch64, this field has the same value as AArch64-ID_AA64DFR1_EL1.WRPs.	8 {x}
[15:8]	BRPs	Breakpoints. Defined values are: All other values are reserved. In an implementation that supports AArch64, this field has the same value as AArch64-ID_AA64DFR1_EL1.BRPs.	8 {x}
[7:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Debug	0xD48	EDDFR1	None

This interface is accessible as follows:

When IsCorePowered(), !DoubleLockStatus() and (!IsZero(EDDFR1) or !OSLockStatus())

RO

When !IsCorePowered()

ERROR

Otherwise

ImplementationDefined

B.3.7 EDDEVARCH, External Debug Device Architecture Register

Identifies the programmers' model architecture of the external debug component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0xFBC

Access type

See bit descriptions

Reset value

0100 0111 0111 0000 1010 1010 0001 0101

Bit descriptions

Figure B-41: EXT_EDDEVARCH bit assignments




Table B-84: EDDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architecture of the component. For debug, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0x4. Bits [27:21] are the JEP106 ID code, 0x3B. 0b01000111011	0b01000111011
[20]	PRESENT	Indicates that the DEVARCH is present. 0b1	0b1
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision. For debug, the revision defined by Armv8 is 0x0. All other values are reserved. 0b0000	0b0000
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. Defined values are: 0b1010 Armv8.8 debug architecture, FEAT_Debugv8p8.	0b1010
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0b101000010101 Armv8-A debug architecture.	0xA15

Accessibility

Component	Offset	Instance	Range
Debug	0xFBC	EDDEVARCH	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.8 EDDEVID2, External Debug Device ID register 2

Reserved for future descriptions of features of the debug implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0xFC0

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-42: EXT_EDDEVID2 bit assignments




Table B-86: EDDEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
Debug	0xFC0	EDDEVID2	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.9 EDDEVID1, External Debug Device ID Register 1

Provides extra information for external debuggers about features of the debug implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug


Register offset

0xFC4

Access type

See bit descriptions

Reset value





Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-43: EXT_EDDEVID1 bit assignments



Table B-88: EDDEVID1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	HSR	Indicates support for the External Debug Halt Status Register, ext-EDHSR. Defined values are: 0b0001 ext-EDHSR implemented.	0b0001
[3:0]	PCSROffset	Indicates the offset applied to PC samples returned by reads of ext-EDPCSR. Permitted values of this field in Armv8 are: 0b0000 ext-EDPCSR not implemented.	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFC4	EDDEVID1	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.10 EDDEVID, External Debug Device ID register 0

Provides extra information for external debuggers about features of the debug implementation.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0xFC8

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-44: EXT_EDDEVID bit assignments




Table B-90: EDDEVID bit descriptions

Bits	Name	Description	Reset
[31:28]	RES0	Reserved	RES0
[27:24]	AuxRegs	Indicates support for Auxiliary registers. Defined values are: 0b0000 None supported.	0b0000
[23:8]	RES0	Reserved	RES0
[7:4]	DebugPower	Indicates support for the FEAT_DoPD feature. Defined values are: 0b0001 FEAT_DoPD implemented. All registers in the external debug interface register map are implemented in the Core power domain.	0b0001
[3:0]	PCSample	Indicates the level of PC Sample-based Profiling support using external debug registers. Defined values are: 0b0000 PC Sample-based Profiling Extension is not implemented in the external debug registers space.	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFC8	EDDEVID	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.11 EDDEVTYPE, External Debug Device Type register

Indicates to a debugger that this component is part of a PE's debug logic.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

Debug

Register offset

0xFCC

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-45: EXT_EDDEVTTYPE bit assignments




Table B-92: EDDEVTTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Indicates this is a component within a PE. 0b0001	0b0001
[3:0]	MAJOR	Major type. Indicates this is a debug logic component. 0b0101	0b0101

Accessibility

Component	Offset	Instance	Range
Debug	0xFCC	EDDEVTTYPE	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.12 EDPIDR4, External Debug Peripheral Identification Register 4

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFD0

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-46: EXT_EDPIDR4 bit assignments




Table B-94: EDPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000	0b0000
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Instance	Range
Debug	0xFD0	EDPIDR4	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.13 EDPIDR0, External Debug Peripheral Identification Register 0

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE0

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-47: EXT_EDPIDR0 bit assignments




Table B-96: EDPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, least significant byte. 0b10001011 C1-Pro	0x8B

Accessibility

Component	Offset	Instance	Range
Debug	0xFE0	EDPIDR0	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.14 EDPIDR1, External Debug Peripheral Identification Register 1

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE4

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	1101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-48: EXT_EDPIDR1 bit assignments




Table B-98: EDPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, most significant nibble. 0b1101 C1-Pro	0b1101

Accessibility

Component	Offset	Instance	Range
Debug	0xFE4	EDPIDR1	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.15 EDPIDR2, External Debug Peripheral Identification Register 2

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFE8

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	1011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-49: EXT_EDPIDR2 bit assignments




Table B-100: EDPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0001 r1p2	0b0001
[3]	JEDEC	Indicates a JEP106 identity code is used. 0b1	0b1
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
Debug	0xFE8	EDPIDR2	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise
ERROR

B.3.16 EDPIDR3, External Debug Peripheral Identification Register 3

Provides information to identify an external debug component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug


Register offset

0xFEC

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-50: EXT_EDPIDR3 bit assignments



Table B-102: EDPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	REVAND	Part minor revision. Parts using ext-EDPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0010 r1p2	0b0010
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFEC	EDPIDR3	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.17 EDCIDR0, External Debug Component Identification Register 0

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF0

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	1101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-51: EXT_EDCIDR0 bit assignments




Table B-104: EDCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Preamble. 0b00001101	0x0D

Accessibility

Component	Offset	Instance	Range
Debug	0xFF0	EDCIDR0	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.18 EDCIDR1, External Debug Component Identification Register 1

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug


Register offset

0xFF4

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-52: EXT_EDCIDR1 bit assignments



Table B-106: EDCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Preamble. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
Debug	0xFF4	EDCIDR1	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.19 EDCIDR2, External Debug Component Identification Register 2

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFF8

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-53: EXT_EDCIDR2 bit assignments




Table B-108: EDCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Preamble. 0b00000101	0x05

Accessibility

Component	Offset	Instance	Range
Debug	0xFF8	EDCIDR2	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.3.20 EDCIDR3, External Debug Component Identification Register 3

Provides information to identify an external debug component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

This register is required for CoreSight compliance.

Attributes

Width

32

Component

Debug

Register offset

0xFFC

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-54: EXT_EDCIDR3 bit assignments




Table B-110: EDCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Preamble. 0b10110001	0xB1

Accessibility

Component	Offset	Instance	Range
Debug	0xFFC	EDCIDR3	None

This interface is accessible as follows:

When IsCorePowered()

RO

Otherwise

ERROR

B.4 External ETE registers summary

The following summary table provides an overview of all memory-mapped ETE registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-112: ETE registers summary

Offset	Name	Reset	Width	Description
0x004	TRCPRGCTLR	See individual bit resets.	32-bit	Programming Control Register
0x00C	TRCSTATR	See individual bit resets.	32-bit	Trace Status Register
0x010	TRCCONFIGR	See individual bit resets.	32-bit	Trace Configuration Register
0x018	TRCAUXCTLR	See individual bit resets.	32-bit	Auxiliary Control Register
0x020	TRCEVENTCTLOR	See individual bit resets.	32-bit	Event Control 0 Register
0x024	TRCEVENTCTL1R	See individual bit resets.	32-bit	Event Control 1 Register
0x028	TRCRSR	See individual bit resets.	32-bit	Resources Status Register
0x030	TRCTSCTLR	See individual bit resets.	32-bit	Timestamp Control Register
0x034	TRCSYNCPR	See individual bit resets.	32-bit	Synchronization Period Register
0x038	TRCCCTLR	See individual bit resets.	32-bit	Cycle Count Control Register
0x03C	TRCBBCTLR	See individual bit resets.	32-bit	Branch Broadcast Control Register
0x040	TRCTRACEIDR	See individual bit resets.	32-bit	Trace ID Register
0x080	TRCVICTLR	See individual bit resets.	32-bit	ViewInst Main Control Register
0x084	TRCVIICTLR	See individual bit resets.	32-bit	ViewInst Include/Exclude Control Register
0x088	TRCVISSCTLR	See individual bit resets.	32-bit	ViewInst Start/Stop Control Register
0x100	TRCSEQEVR0	See individual bit resets.	32-bit	Sequencer State Transition Control Register <n>
0x104	TRCSEQEVR1	See individual bit resets.	32-bit	Sequencer State Transition Control Register <n>
0x108	TRCSEQEVR2	See individual bit resets.	32-bit	Sequencer State Transition Control Register <n>
0x118	TRCSEQRSTEVR	See individual bit resets.	32-bit	Sequencer Reset Control Register
0x11C	TRCSEQSTR	See individual bit resets.	32-bit	Sequencer State Register
0x120	TRCEXTINSELR0	See individual bit resets.	32-bit	External Input Select Register <n>
0x124	TRCEXTINSELR1	See individual bit resets.	32-bit	External Input Select Register <n>
0x128	TRCEXTINSELR2	See individual bit resets.	32-bit	External Input Select Register <n>
0x12C	TRCEXTINSELR3	See individual bit resets.	32-bit	External Input Select Register <n>
0x140	TRCCNTRLDVR0	See individual bit resets.	32-bit	Counter Reload Value Register <n>
0x144	TRCCNTRLDVR1	See individual bit resets.	32-bit	Counter Reload Value Register <n>
0x150	TRCCNTCTLR0	See individual bit resets.	32-bit	Counter Control Register <n>
0x154	TRCCNTCTLR1	See individual bit resets.	32-bit	Counter Control Register <n>
0x160	TRCCNTVR0	See individual bit resets.	32-bit	Counter Value Register <n>
0x164	TRCCNTVR1	See individual bit resets.	32-bit	Counter Value Register <n>
0x180	TRCIDR8	See individual bit resets.	32-bit	ID Register 8
0x184	TRCIDR9	See individual bit resets.	32-bit	ID Register 9
0x188	TRCIDR10	See individual bit resets.	32-bit	ID Register 10
0x18C	TRCIDR11	See individual bit resets.	32-bit	ID Register 11
0x190	TRCIDR12	See individual bit resets.	32-bit	ID Register 12
0x194	TRCIDR13	See individual bit resets.	32-bit	ID Register 13
0x1C0	TRCIMSPEC0	See individual bit resets.	32-bit	IMP DEF Register 0
0x1E0	TRCIDR0	See individual bit resets.	32-bit	ID Register 0
0x1E4	TRCIDR1	See individual bit resets.	32-bit	ID Register 1

Offset	Name	Reset	Width	Description
0x1E8	TRCIDR2	See individual bit resets.	32-bit	ID Register 2
0x1EC	TRCIDR3	See individual bit resets.	32-bit	ID Register 3
0x1F0	TRCIDR4	See individual bit resets.	32-bit	ID Register 4
0x1F4	TRCIDR5	See individual bit resets.	32-bit	ID Register 5
0x1F8	TRCIDR6	See individual bit resets.	32-bit	ID Register 6
0x1FC	TRCIDR7	See individual bit resets.	32-bit	ID Register 7
0x208	TRCRSCTLR2	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x20C	TRCRSCTLR3	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x210	TRCRSCTLR4	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x214	TRCRSCTLR5	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x218	TRCRSCTLR6	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x21C	TRCRSCTLR7	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x220	TRCRSCTLR8	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x224	TRCRSCTLR9	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x228	TRCRSCTLR10	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x22C	TRCRSCTLR11	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x230	TRCRSCTLR12	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x234	TRCRSCTLR13	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x238	TRCRSCTLR14	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x23C	TRCRSCTLR15	See individual bit resets.	32-bit	Resource Selection Control Register <n>
0x280	TRCSSCCR0	See individual bit resets.	32-bit	Single-shot Comparator Control Register <n>
0x2A0	TRCSSCSR0	See individual bit resets.	32-bit	Single-shot Comparator Control Status Register <n>
0x304	TRCOSLSR	See individual bit resets.	32-bit	Trace OS Lock Status Register
0x310	TRCPDCR	See individual bit resets.	32-bit	PowerDown Control Register
0x314	TRCPDSR	See individual bit resets.	32-bit	PowerDown Status Register
0x400	TRCACVR0	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x408	TRCACVR1	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x410	TRCACVR2	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x418	TRCACVR3	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x420	TRCACVR4	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x428	TRCACVR5	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x430	TRCACVR6	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x438	TRCACVR7	See individual bit resets.	64-bit	Address Comparator Value Register <n>
0x480	TRCACATR0	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x488	TRCACATR1	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x490	TRCACATR2	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x498	TRCACATR3	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x4A0	TRCACATR4	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x4A8	TRCACATR5	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x4B0	TRCACATR6	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>

Offset	Name	Reset	Width	Description
0x4B8	TRCACATR7	See individual bit resets.	64-bit	Address Comparator Access Type Register <n>
0x600	TRCCIDCVR0	See individual bit resets.	64-bit	Context Identifier Comparator Value Registers <n>
0x640	TRCVMIDCVR0	See individual bit resets.	64-bit	Virtual Context Identifier Comparator Value Register <n>
0x680	TRCCIDCCTLR0	See individual bit resets.	32-bit	Context Identifier Comparator Control Register 0
0x688	TRCVMIDCCTLR0	See individual bit resets.	32-bit	Virtual Context Identifier Comparator Control Register 0
0xF00	TRCITCTRL	See individual bit resets.	32-bit	Integration Mode Control Register
0xFA0	TRCCCLAIMSET	See individual bit resets.	32-bit	Claim Tag Set Register
0xFA4	TRCCCLAIMCLR	See individual bit resets.	32-bit	Claim Tag Clear Register
0xFA8	TRCDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFB0	TRCLAR	See individual bit resets.	32-bit	Lock Access Register
0xFB4	TRCLSR	See individual bit resets.	32-bit	Lock Status Register
0xFB8	TRCAUTHSTATUS	See individual bit resets.	32-bit	Authentication Status Register
0xFBC	TRCDEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC0	TRCDEVID2	See individual bit resets.	32-bit	Device Configuration Register 2
0xFC4	TRCDEVID1	See individual bit resets.	32-bit	Device Configuration Register 1
0xFC8	TRCDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFCC	TRCDEVTYPE	See individual bit resets.	32-bit	Device Type Register
0xFD0	TRCPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFD4	TRCPIDR5	See individual bit resets.	32-bit	Peripheral Identification Register 5
0xFD8	TRCPIDR6	See individual bit resets.	32-bit	Peripheral Identification Register 6
0xFDC	TRCPIDR7	See individual bit resets.	32-bit	Peripheral Identification Register 7
0xFE0	TRCPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	TRCPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	TRCPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	TRCPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	TRCCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	TRCCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	TRCCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	TRCCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

B.4.1 TRCAUXCTLR, Auxiliary Control Register

The function of this register is **IMPLEMENTATION DEFINED**.

Configurations

External register TRCAUXCTLR bits [31:0] are architecturally mapped to AArch64 System register [A.15.1 TRCAUXCTLR, Auxiliary Control Register](#) on page 675 bits [31:0].

Attributes

Width

32

Component

ETE


Register offset

0x018

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-55: EXT_TRCAUXCTLR bit assignments




Table B-113: TRCAUXCTLR bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

If this register is nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the IMPLEMENTATION DEFINED support for this register.

Component	Offset	Instance	Range
ETE	0x018	TRCAUXCTLR	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()

ERROR

Otherwise
RW

B.4.2 TRCIDR8, ID Register 8

Returns the maximum speculation depth of the instruction trace element stream.

Configurations
External register TRCIDR8 bits [31:0] are architecturally mapped to AArch64 System register [A.15.18 TRCIDR8, ID Register 8](#) on page 713 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x180

Access type
See bit descriptions

Reset value
0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-56: EXT_TRCIDR8 bit assignments




Table B-115: TRCIDR8 bit descriptions

Bits	Name	Description	Reset
[31:0]	MAXSPEC	Indicates the maximum speculation depth of the instruction trace element stream. This is the maximum number of PO elements in the trace element stream that can be speculative at any time. 0b00000000000000000000000000000000	0x00000000

Accessibility

Component	Offset	Instance	Range
ETE	0x180	TRCIDR8	None

This interface is accessible as follows:

When `OSLockStatus()` or `!IsTraceCorePowered()`
ERROR
Otherwise
RO

B.4.3 TRCIDR9, ID Register 9

Returns the tracing capabilities of the trace unit.

Configurations
External register TRCIDR9 bits [31:0] are architecturally mapped to AArch64 System register [A.15.19 TRCIDR9, ID Register 9](#) on page 715 bits [31:0].

Attributes
Width
32
Component
ETE
Register offset
0x184
Access type
See bit descriptions
Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions
Figure B-57: EXT_TRCIDR9 bit assignments



Table B-117: TRCIDR9 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x184	TRCIDR9	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.4 TRCIDR10, ID Register 10

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR10 bits [31:0] are architecturally mapped to AArch64 System register [A.15.8 TRCIDR10, ID Register 10](#) on page 693 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x188

Access type
See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-58: EXT_TRCIDR10 bit assignments




Table B-119: TRCIDR10 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x188	TRCIDR10	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.5 TRCIDR11, ID Register 11

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR11 bits [31:0] are architecturally mapped to AArch64 System register [A.15.9 TRCIDR11, ID Register 11](#) on page 695 bits [31:0].

Attributes

Width
32


Component
ETE

Register offset
0x18C

Access type
See bit descriptions

Reset value





Bit descriptions

Figure B-59: EXT_TRCIDR11 bit assignments




Table B-121: TRCIDR11 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x18C	TRCIDR11	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.6 TRCIDR12, ID Register 12

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR12 bits [31:0] are architecturally mapped to AArch64 System register [A.15.10 TRCIDR12, ID Register 12](#) on page 696 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset

0x190

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-60: EXT_TRCIDR12 bit assignments




Table B-123: TRCIDR12 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x190	TRCIDR12	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.7 TRCIDR13, ID Register 13

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR13 bits [31:0] are architecturally mapped to AArch64 System register [A.15.11 TRCIDR13, ID Register 13](#) on page 698 bits [31:0].

Attributes

Width

32

Component

ETE


Register offset

0x194

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-61: EXT_TRCIDR13 bit assignments




Table B-125: TRCIDR13 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x194	TRCIDR13	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.8 TRCIMSPECO, IMP DEF Register 0

TRCIMSPECO shows the presence of any **IMPLEMENTATION DEFINED** features, and provides an interface to enable the features that are provided.

Configurations

External register TRCIMSPECO bits [31:0] are architecturally mapped to AArch64 System register [A.15.20 TRCIMSPECO, IMP DEF Register 0](#) on page 717 bits [31:0].

Attributes

Width

32

Component

ETE


Register offset

0x1C0

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-62: EXT_TRCIMSPECO bit assignments



Table B-127: TRCIMSPECO bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3:0]	SUPPORT	Indicates whether the implementation supports IMPLEMENTATION DEFINED features. 0b0000 No IMPLEMENTATION DEFINED features are supported.	0b0000

Accessibility

Component	Offset	Instance	Range
ETE	0x1C0	TRCIMSPEC0	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()
ERROR

Otherwise
RW

B.4.9 TRCIDR0, ID Register 0

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR0 bits [31:0] are architecturally mapped to AArch64 System register [A.15.6 TRCIDR0, ID Register 0](#) on page 688 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1E0

Access type
RAOWI

Reset value

x010	1000	1xxx	xxx0	00xx	111x	1010	000x
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-63: EXT_TRCIDR0 bit assignments




Table B-129: TRCIDR0 bit descriptions

Bits	Name	Description	Reset
[31]	RES0	Reserved	RES0
[30]	COMMTRANS	Transaction Start element behavior. 0b0 Transaction Start elements are P0 elements.	0b0
[29]	COMMOPT	Indicates the contents and encodings of Cycle count packets. 0b1 Commit mode 1. The Commit mode defines the contents and encodings of Cycle Count packets, in particular how Commit elements are indicated by these packets. See the descriptions of these packets for more details. Access to this field is: RAO/WI	0b1
[28:24]	TSSIZE	Indicates that the trace unit implements Global timestamping and the size of the timestamp value. 0b01000 Global timestamping implemented with a 64-bit timestamp value.	0b01000
[23]	TSMARK	Indicates whether Timestamp Marker elements are generated. 0b1 Timestamp Marker elements are generated.	0b1
[22:17]	RES0	Reserved	RES0
[16:15]	QSUPP	Indicates that the trace unit implements Q element support. 0b00 Q element support is not implemented.	0b00
[14]	QFILT	Indicates if the trace unit implements Q element filtering. 0b0 Q element filtering is not implemented.	0b0
[13:12]	RES0	Reserved	RES0
[11:10]	NUMEVENT	Indicates the number of ETEEvents implemented. 0b11 The trace unit supports 4 ETEEvents.	0b11

Bits	Name	Description	Reset
[9]	RETSTACK	Indicates if the trace unit supports the return stack. 0b1 Return stack implemented.	0b1
[8]	RES0	Reserved	RES0
[7]	TRCCCI	Indicates if the trace unit implements cycle counting. 0b1 Cycle counting implemented.	0b1
[6]	TRCCOND	Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b0 Conditional instruction tracing not implemented.	0b0
[5]	TRCBB	Indicates if the trace unit implements branch broadcasting. 0b1 Branch broadcasting implemented.	0b1
[4:3]	TRCDATA	Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Tracing of data addresses and data values is not implemented.	0b00
[2:1]	INSTPO	Indicates if load and store instructions are PO instructions. Load and store instructions as PO instructions is not implemented in ETE and this field is reserved for other trace architectures. 0b00 Load and store instructions are not PO instructions.	0b00
[0]	RES1	Reserved	RES1

Accessibility

Component	Offset	Instance	Range
ETE	0x1E0	TRCIDR0	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.10 TRCIDR1, ID Register 1

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR1 bits [31:0] are architecturally mapped to AArch64 System register [A.15.7 TRCIDR1, ID Register 1](#) on page 691 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x1E4

Access type

See bit descriptions

Reset value

0100	0001	xxxx	xxxx	xxxx	1111	1111	0001
31	27	23	19	15	11	7	3
							0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-64: EXT_TRCIDR1 bit assignments




Table B-131: TRCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:24]	DESIGNER	Indicates which company designed the trace unit. The permitted values of this field are the same as AArch64-MIDR_EL1.Implementer. 0b01000001 Arm Limited	0x41
[23:16]	RES0	Reserved	RES0
[15:12]	RES1	Reserved	RES1
[11:8]	TRCARCHMAJ	Major architecture version. 0b1111 If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to ext-TRCDEVARCH.	0b1111
[7:4]	TRCARCHMIN	Minor architecture version. 0b1111 If both TRCARCHMAJ and TRCARCHMIN == 0xF then refer to ext-TRCDEVARCH.	0b1111

Bits	Name	Description	Reset
[3:0]	REVISION	Implementation revision. Returns an IMPLEMENTATION DEFINED value that identifies the revision of the trace unit. Arm deprecates any use of this field and recommends that implementations set this field to zero. 0b0001 r1p2	0b0001

Accessibility

Component	Offset	Instance	Range
ETE	0x1E4	TRCIDR1	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.11 TRCIDR2, ID Register 2

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR2 bits [31:0] are architecturally mapped to AArch64 System register [A.15.12 TRCIDR2, ID Register 2](#) on page 700 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1E8

Access type
See bit descriptions

Reset value

1100	000x	xxxx	xxxx	x001	0000	1000	1000
31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-65: EXT_TRCIDR2 bit assignments




Table B-133: TRCIDR2 bit descriptions

Bits	Name	Description	Reset
[31]	WFXMODE	Indicates whether WFI, WFIT, WFE, and WFET instructions are classified as PO instructions: 0b1 WFI, WFIT, WFE, and WFET instructions are classified as PO instructions.	0b1
[30:29]	VMIDOPT	Indicates the options for Virtual context identifier selection. 0b10 Virtual context identifier selection not supported. ext-TRCCONFIGR.VMIDOPT is RES1 .	0b10
[28:25]	CCSIZE	Indicates the size of the cycle counter. 0b0000 The cycle counter is 12 bits in length.	0b0000
[24:15]	RES0	Reserved	RES0
[14:10]	VMIDSIZE	Indicates the trace unit Virtual context identifier size. 0b00100 32-bit Virtual context identifier size.	0b00100
[9:5]	CIDSIZE	Indicates the Context identifier size. 0b00100 32-bit Context identifier size.	0b00100
[4:0]	IASIZE	Virtual instruction address size. 0b01000 Maximum of 64-bit instruction address size.	0b01000

Accessibility

Component	Offset	Instance	Range
ETE	0x1E8	TRCIDR2	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise
RO

B.4.12 TRCIDR3, ID Register 3

Returns the base architecture of the trace unit.

Configurations

External register TRCIDR3 bits [31:0] are architecturally mapped to AArch64 System register [A.15.13 TRCIDR3, ID Register 3](#) on page 702 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1EC

Access type
See bit descriptions

Reset value

0000	0001	x111	1111	xx00	0000	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-66: EXT_TRCIDR3 bit assignments




Table B-135: TRCIDR3 bit descriptions

Bits	Name	Description	Reset
[31]	NOOVERFLOW	Indicates if overflow prevention is implemented. 0b0 Overflow prevention is not implemented.	0b0
[27]	SYSSTALL	Indicates if stalling of the PE is permitted. 0b0 Stalling of the PE is not permitted.	0b0
[26]	STALLCTL	Indicates if trace unit implements stalling of the PE. 0b0 Stalling of the PE is not implemented.	0b0
[25]	SYNCPR	Indicates if an implementation has a fixed synchronization period. 0b0 ext-TRCSYNCPR is read/write so software can change the synchronization period.	0b0
[24]	TRCERR	Indicates forced tracing of System Error exceptions is implemented. 0b1 Forced tracing of System Error exceptions is implemented.	0b1
[23]	RES0	Reserved	RES0
[22]	EXLEVEL_NS_EL2	Indicates if Non-secure EL2 is implemented. 0b1 Non-secure EL2 is implemented.	0b1
[21]	EXLEVEL_NS_EL1	Indicates if Non-secure EL1 is implemented. 0b1 Non-secure EL1 is implemented.	0b1
[20]	EXLEVEL_NS_ELO	Indicates if Non-secure ELO is implemented. 0b1 Non-secure ELO is implemented.	0b1
[19]	EXLEVEL_S_EL3	Indicates if EL3 is implemented. 0b1 EL3 is implemented.	0b1
[18]	EXLEVEL_S_EL2	Indicates if Secure EL2 is implemented. 0b1 Secure EL2 is implemented.	0b1
[17]	EXLEVEL_S_EL1	Indicates if Secure EL1 is implemented. 0b1 Secure EL1 is implemented.	0b1
[16]	EXLEVEL_S_ELO	Indicates if Secure ELO is implemented. 0b1 Secure ELO is implemented.	0b1
[15:14]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[13:12, 30:28]	NUMPROC	Indicates the number of PEs available for tracing. 0b000000 The trace unit can trace one PE.	0b000000
[11:0]	CCITMIN	Indicates the minimum value that can be programmed in ext-TRCCCCTLR.THRESHOLD. 0b0000000000100	0x004

Accessibility

Component	Offset	Instance	Range
ETE	0x1EC	TRCIDR3	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.13 TRCIDR4, ID Register 4

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR4 bits [31:0] are architecturally mapped to AArch64 System register [A.15.14 TRCIDR4, ID Register 4](#) on page 705 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x1F0

Access type

See bit descriptions


Reset value

0001	0001	0001	0111	0000	xxx0	0000	0100
31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-67: EXT_TRCIDR4 bit assignments**Table B-137: TRCIDR4 bit descriptions**

Bits	Name	Description	Reset
[31:28]	NUMVMIDC	Indicates the number of Virtual Context Identifier Comparators that are available for tracing. 0b0001 The number of Virtual Context Identifier Comparators in this implementation.	0b0001
[27:24]	NUMCIDC	Indicates the number of Context Identifier Comparators that are available for tracing. 0b0001 The number of Context Identifier Comparators in this implementation.	0b0001
[23:20]	NUMSSCC	Indicates the number of Single-shot Comparator Controls that are available for tracing. 0b0001 The number of Single-shot Comparator Controls in this implementation.	0b0001
[19:16]	NUMRSPAIR	Indicates the number of resource selector pairs that are available for tracing. 0b0111 The number of resource selector pairs in this implementation, minus one.	0b0111
[15:12]	NUMPC	Indicates the number of PE Comparator Inputs that are available for tracing. 0b0000 The number of PE Comparator Inputs in this implementation.	0b0000
[11:9]	RES0	Reserved	RES0
[8]	SUPPDAC	Indicates whether data address comparisons are implemented. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0 Data address comparisons not implemented.	0b0
[7:4]	NUMDVC	Indicates the number of data value comparators. Data value comparators are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures. 0b0000 The number of data value comparators in this implementation.	0b0000

Bits	Name	Description	Reset
[3:0]	NUMACPAIRS	Indicates the number of Address Comparator pairs that are available for tracing. 0b0100 The number of Address Comparator pairs in this implementation.	0b0100

Accessibility

Component	Offset	Instance	Range
ETE	0x1F0	TRCIDR4	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()
ERROR

Otherwise
RO

B.4.14 TRCIDR5, ID Register 5

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR5 bits [31:0] are architecturally mapped to AArch64 System register [A.15.15 TRCIDR5, ID Register 5](#) on page 707 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0x1F4

Access type
See bit descriptions

Reset value

x010	100x	0100	0111	xxxx	1001	1111	1111
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-68: EXT_TRCIDR5 bit assignments




Table B-139: TRCIDR5 bit descriptions

Bits	Name	Description	Reset
[31]	RES0	Reserved	RES0
[30:28]	NUMCNTR	Indicates the number of Counters that are available for tracing. 0b010 The number of Counters implemented.	0b010
[27:25]	NUMSEQSTATE	Indicates if the Sequencer is implemented and the number of Sequencer states that are implemented. 0b100 Four Sequencer states are implemented.	0b100
[24]	RES0	Reserved	RES0
[23]	LPOVERRIDE	Indicates support for Low-power Override Mode. 0b0 The trace unit does not support Low-power Override Mode.	0b0
[22]	ATBTRIG	Indicates if the implementation can support ATB triggers. 0b1 The implementation supports ATB triggers.	0b1
[21:16]	TRACEIDSIZE	Indicates the trace ID width. 0b000111 The implementation supports a 7-bit trace ID.	0b000111
[15:12]	RES0	Reserved	RES0
[11:9]	NUMEXTINSEL	Indicates how many External Input Selector resources are implemented. 0b100 The number of External Input Selector resources implemented.	0b100
[8:0]	NUMEXTIN	Indicates how many External Inputs are implemented. 0b11111111 Unified PMU event selection.	0b11111111

Accessibility

Component	Offset	Instance	Range
ETE	0x1F4	TRCIDR5	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.15 TRCIDR6, ID Register 6

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR6 bits [31:0] are architecturally mapped to AArch64 System register [A.15.16 TRCIDR6, ID Register 6](#) on page 710 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0x1F8

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-69: EXT_TRCIDR6 bit assignments




Table B-141: TRCIDR6 bit descriptions

Bits	Name	Description	Reset
[31:3]	RES0	Reserved	RES0
[2]	EXLEVEL_RL_EL2	Indicates if Realm EL2 is implemented. 0b0 Realm EL2 is not implemented.	0b0
[1]	EXLEVEL_RL_EL1	Indicates if Realm EL1 is implemented. 0b0 Realm EL1 is not implemented.	0b0
[0]	EXLEVEL_RL_ELO	Indicates if Realm ELO is implemented. 0b0 Realm ELO is not implemented.	0b0

Accessibility

Component	Offset	Instance	Range
ETE	0x1F8	TRCIDR6	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.16 TRCIDR7, ID Register 7

Returns the tracing capabilities of the trace unit.

Configurations

External register TRCIDR7 bits [31:0] are architecturally mapped to AArch64 System register [A.15.17 TRCIDR7, ID Register 7](#) on page 711 bits [31:0].

Attributes

Width

32

Component

ETE


Register offset

0x1FC

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-70: EXT_TRCIDR7 bit assignments




Table B-143: TRCIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

Component	Offset	Instance	Range
ETE	0x1FC	TRCIDR7	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.17 TRCITCTRL, Integration Mode Control Register

A component can use TRCITCTRL to dynamically switch between functional mode and integration mode. In integration mode, topology detection is enabled. After switching to integration mode and performing integration tests or topology detection, reset the system to ensure correct behavior of CoreSight and other connected system components.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xF00

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-71: EXT_TRCITCTRL bit assignments




Table B-145: TRCITCTRL bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0
[0]	IME	Integration Mode Enable. 0b0 Component functional mode. 0b1 Component integration mode. Support for topology detection and integration testing is enabled.	x

Accessibility

External debugger accesses to this register are IMPLEMENTATION DEFINED when the trace unit is not in the Idle state.

Component	Offset	Instance	Range
ETE	0xF00	TRCITCTRL	None

This interface is accessible as follows:

When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered()
ERROR

Otherwise
RW

B.4.18 TRCCLAIMSET, Claim Tag Set Register

In conjunction with ext-TRCCLAIMCLR, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

The number of claim tag bits implemented is four, that is, SET[3:0] reads as 0b1111.

External register TRCCLAIMSET bits [31:0] are architecturally mapped to AArch64 System register [A.15.3 TRCCLAIMSET, Claim Tag Set Register](#) on page 681 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0xFA0

Access type
RAOW1S

Reset value
0000 0000 0000 0000 0000 0000 0000 1111

Bit descriptions

Figure B-72: EXT_TRCCLAIMSET bit assignments




Table B-147: TRCCLAIMSET bit descriptions

Bits	Name	Description	Reset
[31:4]	RAZ/WI	Reserved	RAZ/WI

Bits	Name	Description	Reset
[3]	SET[3]	<p>Claim Tag Set. Indicates whether Claim Tag bit 3 is implemented, and is used to set Claim Tag bit 3 to 1.</p> <p>0b0</p> <p>On a read: Claim Tag bit 3 is not implemented.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 3 is implemented.</p> <p>On a write: Set Claim Tag bit 3 to 1.</p>	0b1
[2]	SET[2]	<p>Claim Tag Set. Indicates whether Claim Tag bit 2 is implemented, and is used to set Claim Tag bit 2 to 1.</p> <p>0b0</p> <p>On a read: Claim Tag bit 2 is not implemented.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 2 is implemented.</p> <p>On a write: Set Claim Tag bit 2 to 1.</p>	0b1
[1]	SET[1]	<p>Claim Tag Set. Indicates whether Claim Tag bit 1 is implemented, and is used to set Claim Tag bit 1 to 1.</p> <p>0b0</p> <p>On a read: Claim Tag bit 1 is not implemented.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 1 is implemented.</p> <p>On a write: Set Claim Tag bit 1 to 1.</p>	0b1
[0]	SET[0]	<p>Claim Tag Set. Indicates whether Claim Tag bit 0 is implemented, and is used to set Claim Tag bit 0 to 1.</p> <p>0b0</p> <p>On a read: Claim Tag bit 0 is not implemented.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 0 is implemented.</p> <p>On a write: Set Claim Tag bit 0 to 1.</p>	0b1

Accessibility

Component	Offset	Instance	Range
ETE	0xFA0	TRCCCLAIMSET	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise
RW

B.4.19 TRCCLAIMCLR, Claim Tag Clear Register

In conjunction with ext-TRCCLAIMSET, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configurations

External register TRCCLAIMCLR bits [31:0] are architecturally mapped to AArch64 System register [A.15.2 TRCCLAIMCLR, Claim Tag Clear Register](#) on page 677 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0xFA4

Access type

RW1C

Reset value

0000 0000 0000 0000 0000 0000 0000 0000

Bit descriptions

Figure B-73: EXT_TRCCLAIMCLR bit assignments




Table B-149: TRCCLAIMCLR bit descriptions

Bits	Name	Description	Reset
[31:4]	RAZ/WI	Reserved	RAZ/WI

Bits	Name	Description	Reset
[3]	CLR[3]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 3, and is used to clear Claim Tag bit 3 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 3 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 3 is set.</p> <p>On a write: Clear Claim tag bit 3 to 0.</p>	0b0
[2]	CLR[2]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 2, and is used to clear Claim Tag bit 2 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 2 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 2 is set.</p> <p>On a write: Clear Claim tag bit 2 to 0.</p>	0b0
[1]	CLR[1]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 1, and is used to clear Claim Tag bit 1 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 1 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 1 is set.</p> <p>On a write: Clear Claim tag bit 1 to 0.</p>	0b0
[0]	CLR[0]	<p>Claim Tag Clear. Indicates the current status of Claim Tag bit 0, and is used to clear Claim Tag bit 0 to 0.</p> <p>0b0</p> <p>On a read: Claim Tag bit 0 is not set.</p> <p>On a write: Ignored.</p> <p>0b1</p> <p>On a read: Claim Tag bit 0 is set.</p> <p>On a write: Clear Claim tag bit 0 to 0.</p>	0b0

Accessibility

Component	Offset	Instance	Range
ETE	0xFA4	TRCCCLAIMCLR	None

This interface is accessible as follows:

When OSLockStatus() or !IsTraceCorePowered()

ERROR

Otherwise
RW

B.4.20 TRCDEVARCH, Device Architecture Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

External register TRCDEVARCH bits [31:0] are architecturally mapped to AArch64 System register [A.15.4 TRCDEVARCH, Device Architecture Register](#) on page 684 bits [31:0].

Attributes

Width
32

Component
ETE

Register offset
0xFBC

Access type
See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-74: EXT_TRCDEVARCH bit assignments




Table B-151: TRCDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Architect. Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code. 0b01000111011 JEP106 continuation code 0x4, ID code 0x3B.	11 {x}
[20]	PRESENT	DEVARCH Present. Defines that the DEVARCH register is present. 0b1 Device Architecture information present.	x
[19:16]	REVISION	Revision. Defines the architecture revision of the component. Defined values are: 0b0001 ETEv1.1, FEAT_ETEv1p1.	xxxx
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0101 ETEv1.	xxxx
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0b101000010011 Arm PE trace architecture.	12 {x}

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFBC	TRCDEVARCH	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.21 TRCDEVID2, Device Configuration Register 2

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFC0

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-75: EXT_TRCDEVID2 bit assignments




Table B-153: TRCDEVID2 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFC0	TRCDEVID2	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.22 TRCDEVID1, Device Configuration Register 1

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFC4

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-76: EXT_TRCDEVID1 bit assignments




Table B-155: TRCDEVID1 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFC4	TRCDEVID1	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.23 TRCDEVID, Device Configuration Register

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

External register TRCDEVID bits [31:0] are architecturally mapped to AArch64 System register [A.15.5 TRCDEVID, Device Configuration Register](#) on page 686 bits [31:0].

Attributes

Width

32

Component

ETE

Register offset

0xFC8

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-77: EXT_TRCDEVID bit assignments




Table B-157: TRCDEVID bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFC8	TRCDEVID	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.24 TRCDEVTYPE, Device Type Register

Provides discovery information for the component. If the part number field is not recognized, a debugger can report the information that is provided by TRCDEVTYPE about the component instead.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFCC

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	0011
31	27	23	19	15	11	7	3



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-78: EXT_TRCDEVTYPE bit assignments




Table B-159: TRCDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	<p>Component sub-type.</p> <p>0b0001</p> <p>When MAJOR == 0x3 (Trace source): Associated with a PE.</p> <p>This field reads as 0x1.</p>	0b0001
[3:0]	MAJOR	<p>Component major type.</p> <p>0b0011</p> <p>Trace source.</p> <p>Other values are defined by the CoreSight Architecture.</p> <p>This field reads as 0x3.</p>	0b0011

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFCC	TRCDEVTYPE	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.25 TRCPIDR4, Peripheral Identification Register 4

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFD0

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-79: EXT_TRCPIDR4 bit assignments




Table B-161: TRCPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	SIZE	<p>Size of the component.</p> <p>The distance from the start of the address space used by this component to the end of the component identification registers.</p> <p>A value of 0b0000 means one of the following is true:</p> <ul style="list-style-type: none"> The component uses a single 4KB block. The component uses an IMPLEMENTATION DEFINED number of 4KB blocks. <p>Any other value means the component occupies $2^{\text{TRCPIDR4.SIZE}}$ 4KB blocks.</p> <p>0b0000 The component uses a single 4KB block</p>	0b0000
[3:0]	DES_2	<p>Designer, JEP106 continuation code. This is the JEDEC-assigned JEP106 bank identifier for the designer of the component, minus 1. The code identifies the designer of the component, which might not be the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</p> <p>0b0100 Arm Limited</p>	0b0100

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFD0	TRCPIDR4	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.26 TRCPIDR5, Peripheral Identification Register 5

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFD4

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-80: EXT_TRCPIDR5 bit assignments




Table B-163: TRCPIDR5 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFD4	TRCPIDR5	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.27 TRCPIDR6, Peripheral Identification Register 6

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFD8

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-81: EXT_TRCPIDR6 bit assignments




Table B-165: TRCPIDR6 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFD8	TRCPIDR6	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.28 TRCPIDR7, Peripheral Identification Register 7

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFDC

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-82: EXT_TRCPIDR7 bit assignments




Table B-167: TRCPIDR7 bit descriptions

Bits	Name	Description	Reset
[31:0]	RES0	Reserved	RES0

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFDC	TRCPIDR7	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.29 TRCPIDR0, Peripheral Identification Register 0

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE0

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-83: EXT_TRCPIDR0 bit assignments



Table B-169: TRCPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, bits [7:0]. The part number is selected by the designer of the component, and is stored in ext-TRCPIDR1.PART_1 and TRCPIDR0.PART_0. 0b10001011 C1-Pro	0x8B

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFE0	TRCPIDR0	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.30 TRCPIDR1, Peripheral Identification Register 1

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFE4

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-84: EXT_TRCPIDR1 bit assignments




Table B-171: TRCPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, JEP106 identification code, bits [3:0]. TRCPIDR1.DES_0 and ext-TRCPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b1011 Arm Limited	0b1011

Bits	Name	Description	Reset
[3:0]	PART_1	Part number, bits [11:8]. The part number is selected by the designer of the component, and is stored in TRCPIDR1.PART_1 and ext-TRCPIDR0.PART_0. 0b1101 C1-Pro	0b1101

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFE4	TRCPIDR1	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.31 TRCPIDR2, Peripheral Identification Register 2

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFE8

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	1011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-85: EXT_TRCPIDR2 bit assignments




Table B-173: TRCPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Component major revision. TRCPIDR2.REVISION and ext-TRCPIDR3.REVAND together form the revision number of the component, with TRCPIDR2.REVISION being the most significant part and ext-TRCPIDR3.REVAND the least significant part. When a component is changed, TRCPIDR2.REVISION or ext-TRCPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ext-TRCPIDR3.REVAND should be set to 0b0000 when TRCPIDR2.REVISION is increased. 0b0001 r1p2	0b0001
[3]	JEDEC	JEDEC-assigned JEP106 implementer code is used. 0b1	0b1
[2:0]	DES_1	Designer, JEP106 identification code, bits [6:4]. ext-TRCPIDR1.DES_0 and TRCPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b011 Arm Limited	0b011

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFE8	TRCPIDR2	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.32 TRCPIDR3, Peripheral Identification Register 3

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFEC

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-86: EXT_TRCPIDR3 bit assignments




Table B-175: TRCPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	REVAND	<p>Component minor revision. ext-TRCPIDR2.REVISION and TRCPIDR3.REVAND together form the revision number of the component, with ext-TRCPIDR2.REVISION being the most significant part and TRCPIDR3.REVAND the least significant part. When a component is changed, ext-TRCPIDR2.REVISION or TRCPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. TRCPIDR3.REVAND should be set to 0b0000 when ext-TRCPIDR2.REVISION is increased.</p> <p>0b0010</p> <p>r1p2</p>	0b0010
[3:0]	CMOD	<p>Customer Modified.</p> <p>Indicates the component has been modified.</p> <p>A value of 0b0000 means the component is not modified from the original design.</p> <p>Any other value means the component has been modified in an IMPLEMENTATION DEFINED way.</p> <p>0b0000</p> <p>For any two components with the same Unique Component Identifier:</p> <ul style="list-style-type: none"> • If the value of the CMOD fields of both components equals zero, the components are identical. • If the CMOD fields of both components have the same nonzero value, it does not necessarily mean that they have the same modifications. • If the value of the CMOD field of either of the two components is nonzero, they might not be identical, even though they have the same Unique Component Identifier. 	0b0000

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFEC	TRCPIDR3	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.33 TRCCIDR0, Component Identification Register 0

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE

Register offset

0xFF0

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-87: EXT_TRCCIDR0 bit assignments




Table B-177: TRCCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Component identification preamble, segment 0. 0b00001101	0x0D

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFF0	TRCCIDR0	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise
RO

B.4.34 TRCCIDR1, Component Identification Register 1

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes


Width
32

Component
ETE

Register offset
0xFF4

Access type
See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-88: EXT_TRCCIDR1 bit assignments




Table B-179: TRCCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	CLASS	Component class. 0b1001 CoreSight peripheral. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Component identification preamble, segment 1. 0b0000	0b0000

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFF4	TRCCIDR1	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.4.35 TRCCIDR2, Component Identification Register 2

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFF8

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-89: EXT_TRCCIDR2 bit assignments



Table B-181: TRCCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Component identification preamble, segment 2. 0b00000101	0x05

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFF8	TRCCIDR2	None

This interface is accessible as follows:

When **!IsTraceCorePowered()**

ERROR

Otherwise

RO

B.4.36 TRCCIDR3, Component Identification Register 3

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ETE


Register offset

0xFFC

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-90: EXT_TRCCIDR3 bit assignments



Table B-183: TRCCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Component identification preamble, segment 3. 0b10110001	0xB1

Accessibility

External debugger accesses to this register are unaffected by the OS Lock.

Component	Offset	Instance	Range
ETE	0xFFC	TRCCIDR3	None

This interface is accessible as follows:

When !IsTraceCorePowered()

ERROR

Otherwise

RO

B.5 External MPMM registers summary

The following summary table provides an overview of all memory-mapped MPMM registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-185: MPMM registers summary

Offset	Name	Reset	Width	Description
0x000	CPUPPMCR	See individual bit resets.	64-bit	Global PPM Configuration Register
0x010	CPUMPMCR	See individual bit resets.	32-bit	Global MPMM Configuration Register
0x020	CPUPPMPDPCR [31:0]	See individual bit resets.	32-bit	Global PPMPDP Configuration Register
0x024	CPUPPMPDPCR [63:32]	See individual bit resets.	32-bit	Global PPMPDP Configuration Register
0x080	CPUPDPTUNE [31:0]	See individual bit resets.	32-bit	PDP Tuning Configuration Register
0x084	CPUPDPTUNE [63:32]	See individual bit resets.	32-bit	PDP Tuning Configuration Register
0x088	CPUPDPTUNE2	See individual bit resets.	64-bit	PDP Tuning Configuration Register
0x090	CPUMPMMTUNE [31:0]	See individual bit resets.	32-bit	MPMM Tuning Configuration Register
0x094	CPUMPMMTUNE [63:32]	See individual bit resets.	32-bit	MPMM Tuning Configuration Register
0x0A0	CPUACTMCTL [31:0]	See individual bit resets.	32-bit	Activity Meter Control Register
0x0A4	CPUACTMCTL [63:32]	See individual bit resets.	32-bit	Activity Meter Control Register

B.5.1 CPUPPMCR, Global PPM Configuration Register

This register controls global PPM features and allows discovery of some PPM implementation details.

Configurations

External register CPUPPMCR bits [63:0] are architecturally mapped to AArch64 System register [A.11.6 IMP_CPUPPMCR_EL3, Global PPM Configuration Register](#) on page 634 bits [63:0].

Attributes

Width

64

Component

MPMM

Register offset

0x000

Access type

RO

Reset value

0xxx	xxxx	xxxx	xxxx	xxx0	xxxx	xx00	0000	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-91: EXT_CPUPPMCR bit assignments




Table B-186: CPUPPMCR bit descriptions

Bits	Name	Description	Reset
[63]	ACTM_EN	Activity Meter Enable 0b0 Disable Activity Meter logic pins 0b1 Enable Activity Meter logic pins	0b0
[62:45]	RES0	Reserved	RES0
[44]	EL3EN	EL3 AMU CPU_ACTIVITY Count Enable. Enables Activity Meter AMU (CPU_ACTIVITY) update in EL3 0b0 Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in EL3 0b1 Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in EL3	0b0
[43:38]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[37:35]	SECEN	Secure ELx AMU CPU_ACTIVITY Count Enable. Enables Activity Meter AMU (CPU_ACTIVITY) update in Secure ELx. 0xx Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL2 1xx Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL2 x0x Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL1 x1x Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL1 xx0 Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL0 xx1 Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Secure EL0	0b000
[34:32]	NSEN	Non-secure ELx AMU CPU_ACTIVITY Count Enable. Enables Activity Meter AMU (CPU_ACTIVITY) update in Non-secure ELx. 0xx Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL2 1xx Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL2 x0x Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL1 x1x Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL1 xx0 Inhibit update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL0 xx1 Allow update of Activity Meter AMU (CPU_ACTIVITY) when core is in Non-secure EL0	0b000
[31:19]	RES0	Reserved	RES0
[18]	PDP_EXTMS	External memory system PDP control 0b1 Independent external memory system PDP control is implemented. Access to this field is: RO	x
[17:16]	PDP_SETPS	Number of PDP Setpoints implemented 0b11 3 PDP are enabled. Access to this field is: RO	xx
[15:11]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[10:8]	MPMM_GEARS	Number of MPMM Gears implemented 0b011 3 MPMM are enabled. Access to this field is: RO	xxx
[7:2]	RES0	Reserved	RES0
[1]	PDPPINCTL	PDP Pin Control Enabled 0b0 PDP control through SPR and utility bus 0b1 PDP control through pin only.	0b0
[0]	MPMMPINCTL	MPMM Pin Control Enabled 0b0 MPMM control through SPR and utility bus. 0b1 MPMM control through pin only.	0b0

Accessibility

Component	Offset	Instance	Range
MPMM	0x000	CPUPPMCR	None

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

B.5.2 CPUMPMCR, Global MPMM Configuration Register

This register is used to change MPMM gears or disable MPMM.

Configurations

External register CPUMPMCR bits [31:0] are architecturally mapped to AArch64 System register [A.11.2 IMP_CPUMPMCR_EL3, Global MPMM Configuration Register](#) on page 626 bits [31:0].

Attributes

Width

32

Component

MPMM

Register offset

0x010

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-92: EXT_CPUMPMPCR bit assignments



Table B-188: CPUMPMPCR bit descriptions

Bits	Name	Description	Reset
[31:3]	RES0	Reserved	RES0
[2:1]	MPMM_GEAR	MPMM Gear Select 0b00 Select MPMM Gear 0. 0b01 Select MPMM Gear 1. 0b10 Select MPMM Gear 2. 0b11 Do not throttle.	0b00
[0]	MPMM_EN	MPMM Enable 0b0 MPMM is not enabled. 0b1 MPMM is enabled.	0b0

Accessibility

Component	Offset	Instance	Range
MPMM	0x010	CPUMPMPCR	None

This interface is accessible as follows:

When IsCorePowered() and an access is Secure
RW

When IsCorePowered() and an access is not Secure
RAZ/WI

Otherwise
ERROR

B.5.3 CPUPPMPDPCR, Global PPMPPD Configuration Register

This register controls the aggressiveness of PDP features.

Configurations

External register CPUPPMPDPCR bits [63:0] are architecturally mapped to AArch64 System register [A.11.7 IMP_CPUPPMPDPCR_EL1, Global PPMPPD Configuration Register](#) on page 637 bits [63:0].

Attributes

Width
64

Component
MPMM

Register offsets (2)
0x020,0x024

Access type
See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx00
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-93: EXT_CPUPPMPDPCR bit assignments




Table B-190: CPUPPMPDPCR bit descriptions

Bits	Name	Description	Reset
[63:34]	RES0	Reserved	RES0
[33:32]	PDP_EXTMS_SET	External memory system PDP Aggressiveness 0b00 Disable PDP. 0b01 Enable PDP at low aggressiveness 0b10 Enable PDP at medium aggressiveness 0b11 Enable PDP at high aggressiveness	0b00
[31:2]	RES0	Reserved	RES0
[1:0]	PDP_CORE_SET	Core PDP Aggressiveness 0b00 Disable PDP. 0b01 Enable PDP at low aggressiveness. 0b10 Enable PDP at medium aggressiveness. 0b11 Enable PDP at high aggressiveness.	0b00

Accessibility

Component	Offset	Instance	Range
MPMM	0x020	CPUPPMPDPCR	31:0

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

Component	Offset	Instance	Range
MPMM	0x024	CPUPMPDPCR	63:32

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

B.5.4 CPUPDPTUNE, PDP Tuning Configuration Register

This register contains the fine tuning/trim configuration for PDP.

Configurations

External register CPUPDPTUNE bits [63:0] are architecturally mapped to AArch64 System register [A.11.5 IMP_CPUPDPTUNE_EL3, PDP Tuning Configuration Register](#) on page 632 bits [63:0].

This register is present only when null. Otherwise, direct accesses to CPUPDPTUNE are UNDEFINED.

Attributes

Width

64

Component

MPMM

Register offsets (2)

0x080,0x084

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-94: EXT_CPUPDPTUNE bit assignments




Table B-193: CPUPDPTUNE bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Accessibility

Component	Offset	Instance	Range
MPMM	0x080	CPUPDPTUNE	31:0

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

Component	Offset	Instance	Range
MPMM	0x084	CPUPDPTUNE	63:32

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

B.5.5 CPUPDPTUNE2, PDP Tuning Configuration Register

This register contains the fine tuning/trim configuration for PDP

Configurations

External register CPUPDPTUNE2 bits [31:0] are architecturally mapped to AArch64 System register [A.11.4 IMP_CPUPDPTUNE2_EL3, PDP Tuning Configuration Register](#) on page 630 bits [31:0].

Attributes

Width

64

Component

MPMM


Register offset

0x088

Access type

See bit descriptions

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-95: EXT_CPUPDPTUNE2 bit assignments




Table B-196: CPUPDPTUNE2 bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Accessibility

Component	Offset	Instance	Range
MPMM	0x088	CPUPDPTUNE2	None

- This interface is accessible as follows:
- When IsCorePowered() and an access is Secure
 - RW
 - When IsCorePowered() and an access is not Secure
 - RAZ/WI
 - Otherwise
 - ERROR

B.5.6 CPUMPMMTUNE, MPMM Tuning Configuration Register

This register contains the fine tuning/trim configuration for MPMM.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

MPMM

Register offsets (2)

0x090,0x094

Access type

See bit descriptions

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-96: EXT_CPUMPMMTUNE bit assignments




Table B-198: CPUMPMMTUNE bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 {x}

Accessibility

Component	Offset	Instance	Range
MPMM	0x090	CPUMPMMTUNE	31:0

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

Component	Offset	Instance	Range
MPMM	0x094	CPUMPMMTUNE	63:32

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

B.5.7 CPUACTMCTL, Activity Meter Control Register

This register contains control bits that affect the CPU behavior.

Configurations

External register CPUACTMCTL bits [63:0] are architecturally mapped to AArch64 System register [A.11.1 IMP_CPUACTMCTL_EL3, Activity Meter Control Register](#) on page 624 bits [63:0].

This register is present only when null. Otherwise, direct accesses to CPUACTMCTL are UNDEFINED.

Attributes

Width

64

Component

MPMM


Register offsets (2)

0x0A0,0x0A4

Access type

See bit descriptions

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-97: EXT_CPUACTMCTL bit assignments




Table B-201: CPUACTMCTL bit descriptions

Bits	Name	Description	Reset
[63:0]	Reserved	Reserved for Arm internal use	64 { x }

Accessibility

Component	Offset	Instance	Range
MPMM	0x0A0	CPUACTMCTL	31:0

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

Component	Offset	Instance	Range
MPMM	0x0A4	CPUACTMCTL	63:32

This interface is accessible as follows:

When IsCorePowered() and an access is Secure

RW

When IsCorePowered() and an access is not Secure

RAZ/WI

Otherwise

ERROR

B.6 External PMU registers summary

The following summary table provides an overview of all memory-mapped PMU registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-204: PMU registers summary

Offset	Name	Reset	Width	Description
0x0	PMEVCNTR0_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x8	PMEVCNTR1_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x10	PMEVCNTR2_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers

Offset	Name	Reset	Width	Description
0x18	PMEVCNTR3_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x20	PMEVCNTR4_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x28	PMEVCNTR5_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x30	PMEVCNTR6_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x38	PMEVCNTR7_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x40	PMEVCNTR8_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x48	PMEVCNTR9_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x50	PMEVCNTR10_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x58	PMEVCNTR11_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x60	PMEVCNTR12_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x68	PMEVCNTR13_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x70	PMEVCNTR14_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x78	PMEVCNTR15_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x80	PMEVCNTR16_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x88	PMEVCNTR17_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x90	PMEVCNTR18_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x98	PMEVCNTR19_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xA0	PMEVCNTR20_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xA8	PMEVCNTR21_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xB0	PMEVCNTR22_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xB8	PMEVCNTR23_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xC0	PMEVCNTR24_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xC8	PMEVCNTR25_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xD0	PMEVCNTR26_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xD8	PMEVCNTR27_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xE0	PMEVCNTR28_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xE8	PMEVCNTR29_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0xF0	PMEVCNTR30_ELO [63:0]	See individual bit resets.	64-bit	Performance Monitors Event Count Registers
0x0F8	PMCCNTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x0FC	PMCCNTR_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter
0x200	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x204	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x220	PMPCSR [31:0]	See individual bit resets.	32-bit	Program Counter Sample Register
0x224	PMPCSR [63:32]	See individual bit resets.	32-bit	Program Counter Sample Register
0x208	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x228	PMCID1SR	See individual bit resets.	32-bit	CONTEXTIDR_EL1 Sample Register
0x20C	PMVIDSR	See individual bit resets.	32-bit	VMID Sample Register
0x22C	PMCID2SR	See individual bit resets.	32-bit	CONTEXTIDR_EL2 Sample Register
0x400	PMEVTYPEPERO_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA00	PMEVTYPEPERO_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers

Offset	Name	Reset	Width	Description
0x404	PMEVTYPEPER1_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA04	PMEVTYPEPER1_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x408	PMEVTYPEPER2_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA08	PMEVTYPEPER2_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x40C	PMEVTYPEPER3_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA0C	PMEVTYPEPER3_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x410	PMEVTYPEPER4_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA10	PMEVTYPEPER4_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x414	PMEVTYPEPER5_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA14	PMEVTYPEPER5_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x418	PMEVTYPEPER6_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA18	PMEVTYPEPER6_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x41C	PMEVTYPEPER7_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA1C	PMEVTYPEPER7_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x420	PMEVTYPEPER8_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA20	PMEVTYPEPER8_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x424	PMEVTYPEPER9_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA24	PMEVTYPEPER9_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x428	PMEVTYPEPER10_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA28	PMEVTYPEPER10_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x42C	PMEVTYPEPER11_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA2C	PMEVTYPEPER11_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x430	PMEVTYPEPER12_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA30	PMEVTYPEPER12_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x434	PMEVTYPEPER13_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA34	PMEVTYPEPER13_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x438	PMEVTYPEPER14_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA38	PMEVTYPEPER14_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x43C	PMEVTYPEPER15_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA3C	PMEVTYPEPER15_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x440	PMEVTYPEPER16_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA40	PMEVTYPEPER16_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x444	PMEVTYPEPER17_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA44	PMEVTYPEPER17_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x448	PMEVTYPEPER18_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA48	PMEVTYPEPER18_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x44C	PMEVTYPEPER19_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA4C	PMEVTYPEPER19_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x450	PMEVTYPEPER20_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA50	PMEVTYPEPER20_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers

Offset	Name	Reset	Width	Description
0x454	PMEVTYPEPER21_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA54	PMEVTYPEPER21_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x458	PMEVTYPEPER22_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA58	PMEVTYPEPER22_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x45C	PMEVTYPEPER23_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA5C	PMEVTYPEPER23_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x460	PMEVTYPEPER24_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA60	PMEVTYPEPER24_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x464	PMEVTYPEPER25_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA64	PMEVTYPEPER25_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x468	PMEVTYPEPER26_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA68	PMEVTYPEPER26_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x46C	PMEVTYPEPER27_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA6C	PMEVTYPEPER27_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x470	PMEVTYPEPER28_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA70	PMEVTYPEPER28_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x474	PMEVTYPEPER29_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA74	PMEVTYPEPER29_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x478	PMEVTYPEPER30_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0xA78	PMEVTYPEPER30_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Event Type Registers
0x47C	PMCCFILTR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter Filter Register
0xA7C	PMCCFILTR_ELO [63:32]	See individual bit resets.	32-bit	Performance Monitors Cycle Counter Filter Register
0x600	PMPCSSR	See individual bit resets.	64-bit	Snapshot Program Counter Sample Register
0x608	PMCIDSSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL1 Sample Register
0x60C	PMCID2SSR	See individual bit resets.	32-bit	Snapshot CONTEXTIDR_EL2 Sample Register
0x610	PMSSSR	See individual bit resets.	32-bit	PMU Snapshot Status Register
0x618	PMCCNTSR	See individual bit resets.	64-bit	PMU Cycle Counter Snapshot Register
0x620	PMEVCNTSR0	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x628	PMEVCNTSR1	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x630	PMEVCNTSR2	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x638	PMEVCNTSR3	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x640	PMEVCNTSR4	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x648	PMEVCNTSR5	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x650	PMEVCNTSR6	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x658	PMEVCNTSR7	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x660	PMEVCNTSR8	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x668	PMEVCNTSR9	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x670	PMEVCNTSR10	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x678	PMEVCNTSR11	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x680	PMEVCNTSR12	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register

Offset	Name	Reset	Width	Description
0x688	PMEVCNTRSR13	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x690	PMEVCNTRSR14	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x698	PMEVCNTRSR15	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A0	PMEVCNTRSR16	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6A8	PMEVCNTRSR17	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B0	PMEVCNTRSR18	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6B8	PMEVCNTRSR19	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6C0	PMEVCNTRSR20	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6C8	PMEVCNTRSR21	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6D0	PMEVCNTRSR22	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6D8	PMEVCNTRSR23	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6E0	PMEVCNTRSR24	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6E8	PMEVCNTRSR25	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6F0	PMEVCNTRSR26	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x6F8	PMEVCNTRSR27	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x700	PMEVCNTRSR28	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x708	PMEVCNTRSR29	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0x710	PMEVCNTRSR30	See individual bit resets.	64-bit	PMU Event Counter Snapshot Register
0xC00	PMCNTENSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Set Register
0xC20	PMCNTENCLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Count Enable Clear Register
0xC40	PMINTENSET_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Set Register
0xC60	PMINTENCLR_EL1 [31:0]	See individual bit resets.	32-bit	Performance Monitors Interrupt Enable Clear Register
0xC80	PMOVSLR_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Clear register
0xCA0	PMSWINC_ELO	See individual bit resets.	32-bit	Performance Monitors Software Increment Register
0xCC0	PMOVSET_ELO [31:0]	See individual bit resets.	32-bit	Performance Monitors Overflow Flag Status Set Register
0xE00	PMCFGR [31:0]	See individual bit resets.	32-bit	Performance Monitors Configuration Register
0xE04	PMCR_ELO	See individual bit resets.	32-bit	Performance Monitors Control Register
0xE20	PMCEID0	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 0
0xE24	PMCEID1	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 1
0xE28	PMCEID2	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 2
0xE2C	PMCEID3	See individual bit resets.	32-bit	Performance Monitors Common Event Identification register 3
0xE30	PMSSCR	See individual bit resets.	32-bit	PMU Snapshot Capture Register
0xE40	PMMIR [31:0]	See individual bit resets.	32-bit	Performance Monitors Machine Identification Register
0xE80	IMP_CPUPMPCCTL	See individual bit resets.	64-bit	PC Sample-based Profiling Control Register
0xFA8	PMDEVAFF0	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 0
0xFAC	PMDEVAFF1	See individual bit resets.	32-bit	Performance Monitors Device Affinity register 1
0xFB0	PMLAR	See individual bit resets.	32-bit	Performance Monitors Lock Access Register
0xFB4	PMLSR	See individual bit resets.	32-bit	Performance Monitors Lock Status Register
0xFB8	PMAUTHSTATUS	See individual bit resets.	32-bit	Performance Monitors Authentication Status register
0xFBC	PMDEVARCH	See individual bit resets.	32-bit	Performance Monitors Device Architecture register

Offset	Name	Reset	Width	Description
0xFC8	PMDEVID	See individual bit resets.	32-bit	Performance Monitors Device ID register
0xFCC	PMDEVTYPE	See individual bit resets.	32-bit	Performance Monitors Device Type register
0xFD0	PMPIDR4	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 4
0xFE0	PMPIDR0	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 0
0xFE4	PMPIDR1	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 1
0xFE8	PMPIDR2	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 2
0xFEC	PMPIDR3	See individual bit resets.	32-bit	Performance Monitors Peripheral Identification Register 3
0xFF0	PMCIDR0	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 0
0xFF4	PMCIDR1	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 1
0xFF8	PMCIDR2	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 2
0xFFC	PMCIDR3	See individual bit resets.	32-bit	Performance Monitors Component Identification Register 3

B.6.1 PMEVCNTR0_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 0.

Configurations

PMEVCNTR0_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-98: PMU_PMEVCNTR0_ELO bit assignments




Table B-205: PMEVCNTR0_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR0_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x0	PMEVCNTR0_ELO	63:0

B.6.2 PMEVCNTR1_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 1.

Configurations

PMEVCNTR1_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-99: PMU_PMEVCNTR1_ELO bit assignments




Table B-207: PMEVCNTR1_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR1_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x8	PMEVCNTR1_ELO	63:0

B.6.3 PMEVCNTR2_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 2.

Configurations

PMEVCNTR2_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x10

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-100: PMU_PMEVCNTR2_ELO bit assignments




Table B-209: PMEVCNTR2_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR2_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x10	PMEVCNTR2_ELO	63:0

B.6.4 PMEVCNTR3_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 3.

Configurations

PMEVCNTR3_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x18

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-101: PMU_PMEVCNTR3_ELO bit assignments




Table B-211: PMEVCNTR3_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR3_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x18	PMEVCNTR3_ELO	63:0

B.6.5 PMEVCNTR4_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 4.

Configurations

PMEVCNTR4_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x20

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-102: PMU_PMEVCNTR4_ELO bit assignments




Table B-213: PMEVCNTR4_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR4_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x20	PMEVCNTR4_ELO	63:0

B.6.6 PMEVCNTR5_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 5.

Configurations

PMEVCNTR5_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x28

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-103: PMU_PMEVCNTR5_EL0 bit assignments




Table B-215: PMEVCNTR5_EL0 bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR5_EL0[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_EL0.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_EL0.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x28	PMEVCNTR5_ELO	63:0

B.6.7 PMEVCNTR6_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 6.

Configurations

PMEVCNTR6_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x30

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-104: PMU_PMEVCNTR6_ELO bit assignments




Table B-217: PMEVCNTR6_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR6_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x30	PMEVCNTR6_ELO	63:0

B.6.8 PMEVCNTR7_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 7.

Configurations

PMEVCNTR7_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x38

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-105: PMU_PMEVCNTR7_ELO bit assignments




Table B-219: PMEVCNTR7_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR7_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x38	PMEVCNTR7_ELO	63:0

B.6.9 PMEVCNTR8_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 8.

Configurations

PMEVCNTR8_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x40

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-106: PMU_PMEVCNTR8_ELO bit assignments




Table B-221: PMEVCNTR8_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR8_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x40	PMEVCNTR8_ELO	63:0

B.6.10 PMEVCNTR9_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 9.

Configurations

PMEVCNTR9_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x48

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-107: PMU_PMEVCNTR9_ELO bit assignments




Table B-223: PMEVCNTR9_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR9_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x48	PMEVCNTR9_ELO	63:0

B.6.11 PMEVCNTR10_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 10.

Configurations

PMEVCNTR10_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x50

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-108: PMU_PMEVCNTR10_ELO bit assignments




Table B-225: PMEVCNTR10_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR10_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x50	PMEVCNTR10_ELO	63:0

B.6.12 PMEVCNTR11_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 11.

Configurations

PMEVCNTR11_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x58

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-109: PMU_PMEVCNTR11_ELO bit assignments




Table B-227: PMEVCNTR11_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR11_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x58	PMEVCNTR11_ELO	63:0

B.6.13 PMEVCNTR12_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 12.

Configurations

PMEVCNTR12_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x60

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-110: PMU_PMEVCNTR12_ELO bit assignments




Table B-229: PMEVCNTR12_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR12_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x60	PMEVCNTR12_ELO	63:0

B.6.14 PMEVCNTR13_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 13.

Configurations

PMEVCNTR13_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x68

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-111: PMU_PMEVCNTR13_ELO bit assignments




Table B-231: PMEVCNTR13_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR13_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x68	PMEVCNTR13_ELO	63:0

B.6.15 PMEVCNTR14_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 14.

Configurations

PMEVCNTR14_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x70

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-112: PMU_PMEVCNTR14_ELO bit assignments




Table B-233: PMEVCNTR14_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR14_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when `IsCorePowered()`, `DoubleLockStatus()`, `OSLockStatus()` or `!AllowExternalPMUAccess()`, 32-bit accesses to `0x004+8×n` have a CONSTRAINED UNPREDICTABLE behavior.

`SoftwareLockStatus()` depends on the type of access attempted and `AllowExternalPMUAccess()` has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x70	PMEVCNTR14_ELO	63:0

B.6.16 PMEVCNTR15_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 15.

Configurations

PMEVCNTR15_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x78

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-113: PMU_PMEVCNTR15_ELO bit assignments




Table B-235: PMEVCNTR15_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR15_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x78	PMEVCNTR15_ELO	63:0

B.6.17 PMEVCNTR16_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 16.

Configurations

PMEVCNTR16_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x80

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-114: PMU_PMEVCNTR16_ELO bit assignments




Table B-237: PMEVCNTR16_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR16_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x80	PMEVCNTR16_ELO	63:0

B.6.18 PMEVCNTR17_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 17.

Configurations

PMEVCNTR17_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x88

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-115: PMU_PMEVCNTR17_ELO bit assignments




Table B-239: PMEVCNTR17_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR17_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x88	PMEVCNTR17_ELO	63:0

B.6.19 PMEVCNTR18_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 18.

Configurations

PMEVCNTR18_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x90

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-116: PMU_PMEVCNTR18_ELO bit assignments




Table B-241: PMEVCNTR18_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR18_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x90	PMEVCNTR18_ELO	63:0

B.6.20 PMEVCNTR19_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 19.

Configurations

PMEVCNTR19_ELO is in the Core power domain.

Attributes

Width

64

Component

PMU

Register offset

0x98

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-117: PMU_PMEVCNTR19_ELO bit assignments




Table B-243: PMEVCNTR19_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR19_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x98	PMEVCNTR19_ELO	63:0

B.6.21 PMEVCNTR20_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 20.

Configurations

PMEVCNTR20_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR20_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR20_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xA0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-118: PMU_PMEVCNTR20_ELO bit assignments




Table B-245: PMEVCNTR20_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR20_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xA0	PMEVCNTR20_ELO	63:0

B.6.22 PMEVCNTR21_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 21.

Configurations

PMEVCNTR21_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR21_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR21_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xA8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-119: PMU_PMEVCNTR21_ELO bit assignments




Table B-247: PMEVCNTR21_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR21_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xA8	PMEVCNTR21_ELO	63:0

B.6.23 PMEVCNTR22_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 22.

Configurations

PMEVCNTR22_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR22_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR22_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xB0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-120: PMU_PMEVCNTR22_ELO bit assignments




Table B-249: PMEVCNTR22_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30. If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR22_ELO[63:32] return UNKNOWN values on reads. If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xB0	PMEVCNTR22_ELO	63:0

B.6.24 PMEVCNTR23_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 23.

Configurations

PMEVCNTR23_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR23_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR23_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xB8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-121: PMU_PMEVCNTR23_ELO bit assignments




Table B-251: PMEVCNTR23_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR23_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xB8	PMEVCNTR23_ELO	63:0

B.6.25 PMEVCNTR24_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 24.

Configurations

PMEVCNTR24_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR24_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR24_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xC0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-122: PMU_PMEVCNTR24_ELO bit assignments




Table B-253: PMEVCNTR24_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR24_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xC0	PMEVCNTR24_ELO	63:0

B.6.26 PMEVCNTR25_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 25.

Configurations

PMEVCNTR25_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR25_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR25_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xC8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-123: PMU_PMEVCNTR25_ELO bit assignments




Table B-255: PMEVCNTR25_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR25_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xC8	PMEVCNTR25_ELO	63:0

B.6.27 PMEVCNTR26_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 26.

Configurations

PMEVCNTR26_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR26_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR26_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xD0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-124: PMU_PMEVCNTR26_ELO bit assignments




Table B-257: PMEVCNTR26_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR26_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xD0	PMEVCNTR26_ELO	63:0

B.6.28 PMEVCNTR27_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 27.

Configurations

PMEVCNTR27_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR27_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR27_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xD8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-125: PMU_PMEVCNTR27_ELO bit assignments




Table B-259: PMEVCNTR27_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR27_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xD8	PMEVCNTR27_ELO	63:0

B.6.29 PMEVCNTR28_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 28.

Configurations

PMEVCNTR28_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR28_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR28_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xE0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-126: PMU_PMEVCNTR28_ELO bit assignments




Table B-261: PMEVCNTR28_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR28_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE0	PMEVCNTR28_ELO	63:0

B.6.30 PMEVCNTR29_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 29.

Configurations

PMEVCNTR29_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR29_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR29_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xE8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-127: PMU_PMEVCNTR29_ELO bit assignments




Table B-263: PMEVCNTR29_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR29_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE8	PMEVCNTR29_ELO	63:0

B.6.31 PMEVCNTR30_ELO, Performance Monitors Event Count Registers

Holds performance monitors event counter 30.

Configurations

PMEVCNTR30_ELO is in the Core power domain.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR30_ELO are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR30_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offset

0xF0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-128: PMU_PMEVCNTR30_ELO bit assignments




Table B-265: PMEVCNTR30_ELO bit descriptions

Bits	Name	Description	Reset
[63:0]	None	<p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p> <p>If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the AArch32-PMCR.LP and AArch32-HDCR.HLP bits are RAZ/WI, then locations in the external interface to the performance monitors that map to PMEVCNTR30_ELO[63:32] return UNKNOWN values on reads.</p> <p>If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.</p>	64 {x}

Access

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMUv3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a **CONSTRAINED UNPREDICTABLE** behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

External accesses to the performance monitors ignore the following controls:

- AArch64-PMUSERENR_ELO.
- If implemented, AArch64-MDCR_EL2.{TPM, TPMCR, HPMN}.
- AArch64-MDCR_EL3.TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT_PMuV3p5 is not implemented, when IsCorePowered(), DoubleLockStatus(), OSLockStatus() or !AllowExternalPMUAccess(), 32-bit accesses to 0x004+8×n have a CONSTRAINED UNPREDICTABLE behavior.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xF0	PMEVCNTR30_ELO	63:0

B.6.32 PMEVTYPER0_ELO, Performance Monitors Event Type Registers

Configures event counter 0.

Configurations

PMEVTYPER0_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x400,0xA00

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-129: PMU_PMEVTYPER0_ELO bit assignments




Table B-267: PMEVTYPER0_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER0_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER0_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER0_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER0_ELO.NSK is not equal to PMEVTYPER0_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER0_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER0_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER0_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER0_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER0_ELO.NSU is not equal to PMEVTYPEPER0_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER0_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER0_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER0_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER0_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER0_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER0_ELO.M is not equal to PMEVTYPEPER0_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER0_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER0_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER0_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER0_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER0_ELO.SH is equal to PMEVTYPEPER0_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER0_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER0_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER0_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER0_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR0_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER0_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER0_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER0_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER0_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER0_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER0_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x400	PMEVTYPER0_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA00	PMEVTYPER0_ELO	63:32

B.6.33 PMEVTYPER1_ELO, Performance Monitors Event Type Registers

Configures event counter 1.

Configurations

PMEVTYPER1_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x404,0xA04

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-130: PMU_PMEVTYPER1_ELO bit assignments




Table B-270: PMEVTYPER1_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER1_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER1_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER1_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER1_ELO.NSK is not equal to PMEVTYPER1_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER1_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER1_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER1_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER1_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER1_ELO.NSU is not equal to PMEVTYPER1_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0 When PMEVTYPER1_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER1_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1 When PMEVTYPER1_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER1_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP1_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP1_ELO.M is not equal to PMEVTYPEP1_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP1_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP1_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP1_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP1_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP1_ELO.SH is equal to PMEVTYPEP1_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP1_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP1_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP1_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP1_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR1_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER1_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER1_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER1_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER1_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER1_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER1_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x404	PMEVTYPER1_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA04	PMEVTYPER1_ELO	63:32

B.6.34 PMEVTYPER2_ELO, Performance Monitors Event Type Registers

Configures event counter 2.

Configurations

PMEVTYPER2_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x408,0xA08

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-131: PMU_PMEVTYPER2_ELO bit assignments




Table B-273: PMEVTYPER2_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER2_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER2_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER2_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER2_ELO.NSK is not equal to PMEVTYPER2_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER2_ELO.P == 0, this mechanism has no effect on filtering of events. When PMEVTYPER2_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER2_ELO.P == 0, the PE does not count events in Non-secure EL1. When PMEVTYPER2_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER2_ELO.NSU is not equal to PMEVTYPER2_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0 When PMEVTYPER2_ELO.U == 0, this mechanism has no effect on filtering of events. When PMEVTYPER2_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1 When PMEVTYPER2_ELO.U == 0, the PE does not count events in Non-secure ELO. When PMEVTYPER2_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER2_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER2_ELO.M is not equal to PMEVTYPEPER2_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER2_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER2_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER2_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER2_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER2_ELO.SH is equal to PMEVTYPEPER2_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER2_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER2_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER2_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER2_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR2_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER2_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER2_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER2_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER2_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER2_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER2_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x408	PMEVTYPER2_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA08	PMEVTYPER2_ELO	63:32

B.6.35 PMEVTYPER3_ELO, Performance Monitors Event Type Registers

Configures event counter 3.

Configurations

PMEVTYPER3_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64


Component

PMU

Register offsets (2)

0x40C,0xA0C

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-132: PMU_PMEVTYPER3_ELO bit assignments




Table B-276: PMEVTYPER3_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER3_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER3_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER3_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER3_ELO.NSK is not equal to PMEVTYPER3_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER3_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER3_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER3_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER3_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER3_ELO.NSU is not equal to PMEVTYPER3_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER3_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER3_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER3_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER3_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER3_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER3_ELO.M is not equal to PMEVTYPEPER3_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER3_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER3_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER3_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER3_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER3_ELO.SH is equal to PMEVTYPEPER3_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER3_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER3_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER3_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER3_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR3_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER3_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER3_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER3_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER3_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER3_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER3_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x40C	PMEVTYPER3_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA0C	PMEVTYPER3_ELO	63:32

B.6.36 PMEVTYPER4_ELO, Performance Monitors Event Type Registers

Configures event counter 4.

Configurations

PMEVTYPER4_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64


Component

PMU

Register offsets (2)

0x410,0xA10

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-133: PMU_PMEVTYPER4_ELO bit assignments




Table B-279: PMEVTYPER4_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER4_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER4_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER4_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER4_ELO.NSK is not equal to PMEVTYPER4_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER4_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER4_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER4_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER4_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER4_ELO.NSU is not equal to PMEVTYPER4_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER4_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER4_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER4_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER4_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP4_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP4_ELO.M is not equal to PMEVTYPEP4_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP4_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP4_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP4_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP4_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP4_ELO.SH is equal to PMEVTYPEP4_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP4_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP4_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP4_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP4_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR4_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER4_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER4_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER4_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER4_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER4_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER4_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x410	PMEVTYPER4_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA10	PMEVTYPER4_ELO	63:32

B.6.37 PMEVTYPER5_ELO, Performance Monitors Event Type Registers

Configures event counter 5.

Configurations

PMEVTYPER5_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x414,0xA14

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-134: PMU_PMEVTYPER5_ELO bit assignments




Table B-282: PMEVTYPER5_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER5_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER5_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER5_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER5_ELO.NSK is not equal to PMEVTYPER5_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER5_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER5_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER5_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER5_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER5_ELO.NSU is not equal to PMEVTYPER5_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0 When PMEVTYPER5_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER5_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1 When PMEVTYPER5_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER5_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPERS5_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPERS5_ELO.M is not equal to PMEVTYPERS5_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPERS5_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPERS5_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPERS5_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPERS5_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPERS5_ELO.SH is equal to PMEVTYPERS5_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPERS5_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPERS5_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPERS5_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPERS5_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR5_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER5_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER5_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER5_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER5_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER5_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER5_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x414	PMEVTYPER5_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA14	PMEVTYPER5_ELO	63:32

B.6.38 PMEVTYPER6_ELO, Performance Monitors Event Type Registers

Configures event counter 6.

Configurations

PMEVTYPER6_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x418,0xA18

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-135: PMU_PMEVTYPER6_ELO bit assignments




Table B-285: PMEVTYPER6_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER6_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER6_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER6_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER6_ELO.NSK is not equal to PMEVTYPER6_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER6_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER6_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER6_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER6_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER6_ELO.NSU is not equal to PMEVTYPER6_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0 When PMEVTYPER6_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER6_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1 When PMEVTYPER6_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER6_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP6_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP6_ELO.M is not equal to PMEVTYPEP6_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP6_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP6_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP6_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP6_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP6_ELO.SH is equal to PMEVTYPEP6_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP6_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP6_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP6_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP6_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR6_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER6_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER6_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER6_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER6_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER6_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER6_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x418	PMEVTYPER6_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA18	PMEVTYPER6_ELO	63:32

B.6.39 PMEVTYPER7_ELO, Performance Monitors Event Type Registers

Configures event counter 7.

Configurations

PMEVTYPER7_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x41C,0xA1C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-136: PMU_PMEVTYPER7_ELO bit assignments




Table B-288: PMEVTYPER7_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER7_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER7_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER7_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER7_ELO.NSK is not equal to PMEVTYPER7_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER7_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER7_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER7_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER7_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER7_ELO.NSU is not equal to PMEVTYPER7_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER7_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER7_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER7_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER7_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP7_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP7_ELO.M is not equal to PMEVTYPEP7_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP7_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP7_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP7_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP7_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP7_ELO.SH is equal to PMEVTYPEP7_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP7_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP7_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP7_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP7_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR7_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER7_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER7_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER7_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER7_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER7_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER7_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x41C	PMEVTYPER7_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA1C	PMEVTYPER7_ELO	63:32

B.6.40 PMEVTYPER8_ELO, Performance Monitors Event Type Registers

Configures event counter 8.

Configurations

PMEVTYPER8_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x420, 0xA20

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-137: PMU_PMEVTYPER8_ELO bit assignments




Table B-291: PMEVTYPER8_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER8_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER8_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER8_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER8_ELO.NSK is not equal to PMEVTYPER8_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER8_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER8_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER8_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER8_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER8_ELO.NSU is not equal to PMEVTYPER8_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER8_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER8_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER8_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER8_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER8_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER8_ELO.M is not equal to PMEVTYPEPER8_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER8_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER8_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER8_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER8_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER8_ELO.SH is equal to PMEVTYPEPER8_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER8_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER8_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER8_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER8_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR8_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER8_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER8_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER8_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER8_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER8_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER8_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x420	PMEVTYPER8_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA20	PMEVTYPER8_ELO	63:32

B.6.41 PMEVTYPER9_ELO, Performance Monitors Event Type Registers

Configures event counter 9.

Configurations

PMEVTYPER9_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONstrained UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x424, 0xA24

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-138: PMU_PMEVTYPER9_ELO bit assignments




Table B-294: PMEVTYPER9_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER9_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER9_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER9_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER9_ELO.NSK is not equal to PMEVTYPER9_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER9_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER9_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER9_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER9_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER9_ELO.NSU is not equal to PMEVTYPER9_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER9_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER9_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER9_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER9_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP9_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP9_ELO.M is not equal to PMEVTYPEP9_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP9_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP9_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP9_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP9_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP9_ELO.SH is equal to PMEVTYPEP9_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP9_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP9_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP9_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP9_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR9_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER9_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER9_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER9_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER9_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER9_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER9_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x424	PMEVTYPER9_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA24	PMEVTYPER9_ELO	63:32

B.6.42 PMEVTYPER10_ELO, Performance Monitors Event Type Registers

Configures event counter 10.

Configurations

PMEVTYPER10_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x428, 0xA28

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-139: PMU_PMEVTYPER10_ELO bit assignments




Table B-297: PMEVTYPER10_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER10_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER10_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER10_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER10_ELO.NSK is not equal to PMEVTYPER10_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER10_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER10_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER10_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER10_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER10_ELO.NSU is not equal to PMEVTYPER10_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER10_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER10_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER10_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER10_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP10_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP10_ELO.M is not equal to PMEVTYPEP10_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP10_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP10_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP10_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP10_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP10_ELO.SH is equal to PMEVTYPEP10_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP10_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP10_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP10_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP10_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR10_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER10_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER10_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER10_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER10_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER10_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER10_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x428	PMEVTYPER10_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA28	PMEVTYPER10_ELO	63:32

B.6.43 PMEVTYPER11_ELO, Performance Monitors Event Type Registers

Configures event counter 11.

Configurations

PMEVTYPER11_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x42C, 0xA2C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-140: PMU_PMEVTYPER11_ELO bit assignments




Table B-300: PMEVTYPER11_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER11_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER11_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER11_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER11_ELO.NSK is not equal to PMEVTYPER11_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER11_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER11_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER11_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER11_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER11_ELO.NSU is not equal to PMEVTYPER11_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER11_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER11_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER11_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER11_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP11_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP11_ELO.M is not equal to PMEVTYPEP11_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP11_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP11_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP11_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP11_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP11_ELO.SH is equal to PMEVTYPEP11_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP11_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP11_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP11_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP11_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR11_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER11_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER11_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER11_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER11_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER11_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER11_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x42C	PMEVTYPER11_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA2C	PMEVTYPER11_ELO	63:32

B.6.44 PMEVTYPER12_ELO, Performance Monitors Event Type Registers

Configures event counter 12.

Configurations

PMEVTYPER12_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x430, 0xA30

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-141: PMU_PMEVTYPER12_ELO bit assignments




Table B-303: PMEVTYPER12_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER12_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER12_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER12_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER12_ELO.NSK is not equal to PMEVTYPER12_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER12_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER12_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER12_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER12_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER12_ELO.NSU is not equal to PMEVTYPER12_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER12_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER12_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER12_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER12_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPER12_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPER12_ELO.M is not equal to PMEVTYPER12_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPER12_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER12_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPER12_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPER12_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPER12_ELO.SH is equal to PMEVTYPER12_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPER12_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPER12_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPER12_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER12_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR12_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER12_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER12_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER12_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER12_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER12_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER12_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x430	PMEVTYPER12_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA30	PMEVTYPER12_ELO	63:32

B.6.45 PMEVTYPER13_ELO, Performance Monitors Event Type Registers

Configures event counter 13.

Configurations

PMEVTYPER13_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x434, 0xA34

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-142: PMU_PMEVTYPER13_ELO bit assignments




Table B-306: PMEVTYPER13_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER13_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER13_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER13_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER13_ELO.NSK is not equal to PMEVTYPER13_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER13_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER13_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER13_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER13_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER13_ELO.NSU is not equal to PMEVTYPER13_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER13_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER13_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER13_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER13_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER13_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER13_ELO.M is not equal to PMEVTYPEPER13_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER13_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER13_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER13_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER13_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER13_ELO.SH is equal to PMEVTYPEPER13_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER13_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER13_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER13_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER13_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR13_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER13_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER13_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER13_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER13_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER13_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER13_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x434	PMEVTYPER13_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA34	PMEVTYPER13_ELO	63:32

B.6.46 PMEVTYPER14_ELO, Performance Monitors Event Type Registers

Configures event counter 14.

Configurations

PMEVTYPER14_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x438, 0xA38

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-143: PMU_PMEVTYPER14_ELO bit assignments




Table B-309: PMEVTYPER14_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER14_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER14_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER14_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER14_ELO.NSK is not equal to PMEVTYPER14_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER14_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER14_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER14_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER14_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER14_ELO.NSU is not equal to PMEVTYPER14_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER14_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER14_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER14_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER14_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP14_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP14_ELO.M is not equal to PMEVTYPEP14_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP14_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP14_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP14_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP14_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP14_ELO.SH is equal to PMEVTYPEP14_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP14_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP14_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP14_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP14_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR14_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER14_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER14_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER14_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER14_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER14_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER14_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x438	PMEVTYPER14_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA38	PMEVTYPER14_ELO	63:32

B.6.47 PMEVTYPER15_ELO, Performance Monitors Event Type Registers

Configures event counter 15.

Configurations

PMEVTYPER15_ELO is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess(), accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x43C,0xA3C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-144: PMU_PMEVTYPER15_ELO bit assignments




Table B-312: PMEVTYPER15_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER15_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER15_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER15_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER15_ELO.NSK is not equal to PMEVTYPER15_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER15_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER15_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER15_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER15_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER15_ELO.NSU is not equal to PMEVTYPER15_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER15_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER15_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER15_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER15_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP15_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP15_ELO.M is not equal to PMEVTYPEP15_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP15_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP15_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP15_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP15_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP15_ELO.SH is equal to PMEVTYPEP15_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP15_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP15_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP15_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP15_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR15_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER15_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER15_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER15_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER15_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER15_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER15_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x43C	PMEVTYPER15_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA3C	PMEVTYPER15_ELO	63:32

B.6.48 PMEVTYPER16_ELO, Performance Monitors Event Type Registers

Configures event counter 16.

Configurations

PMEVTYPER16_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x440, 0xA40

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-145: PMU_PMEVTYPER16_ELO bit assignments




Table B-315: PMEVTYPER16_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER16_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER16_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER16_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER16_ELO.NSK is not equal to PMEVTYPER16_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER16_ELO.P == 0, this mechanism has no effect on filtering of events. When PMEVTYPER16_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER16_ELO.P == 0, the PE does not count events in Non-secure EL1. When PMEVTYPER16_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER16_ELO.NSU is not equal to PMEVTYPER16_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0 When PMEVTYPER16_ELO.U == 0, this mechanism has no effect on filtering of events. When PMEVTYPER16_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1 When PMEVTYPER16_ELO.U == 0, the PE does not count events in Non-secure ELO. When PMEVTYPER16_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP16_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP16_ELO.M is not equal to PMEVTYPEP16_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP16_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP16_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP16_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP16_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP16_ELO.SH is equal to PMEVTYPEP16_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP16_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP16_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP16_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP16_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR16_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER16_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER16_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER16_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER16_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER16_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER16_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x440	PMEVTYPER16_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA40	PMEVTYPER16_ELO	63:32

B.6.49 PMEVTYPER17_ELO, Performance Monitors Event Type Registers

Configures event counter 17.

Configurations

PMEVTYPER17_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x444, 0xA44

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-146: PMU_PMEVTYPER17_ELO bit assignments




Table B-318: PMEVTYPER17_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER17_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER17_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER17_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER17_ELO.NSK is not equal to PMEVTYPER17_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER17_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER17_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER17_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER17_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER17_ELO.NSU is not equal to PMEVTYPER17_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER17_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER17_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER17_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER17_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP17_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP17_ELO.M is not equal to PMEVTYPEP17_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP17_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP17_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP17_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP17_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP17_ELO.SH is equal to PMEVTYPEP17_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP17_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP17_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP17_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP17_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR17_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER17_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER17_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER17_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER17_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER17_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER17_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x444	PMEVTYPER17_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA44	PMEVTYPER17_ELO	63:32

B.6.50 PMEVTYPER18_ELO, Performance Monitors Event Type Registers

Configures event counter 18.

Configurations

PMEVTYPER18_ELO is in the Core power domain.

If event counter *n* is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x448, 0xA48

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-147: PMU_PMEVTYPER18_ELO bit assignments




Table B-321: PMEVTYPER18_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER18_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER18_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER18_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER18_ELO.NSK is not equal to PMEVTYPER18_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER18_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER18_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER18_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER18_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER18_ELO.NSU is not equal to PMEVTYPER18_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER18_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER18_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER18_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER18_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER18_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER18_ELO.M is not equal to PMEVTYPEPER18_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER18_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER18_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER18_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER18_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER18_ELO.SH is equal to PMEVTYPEPER18_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER18_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER18_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER18_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER18_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR18_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER18_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER18_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER18_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER18_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER18_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER18_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x448	PMEVTYPER18_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA48	PMEVTYPER18_ELO	63:32

B.6.51 PMEVTYPER19_ELO, Performance Monitors Event Type Registers

Configures event counter 19.

Configurations

PMEVTYPER19_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered()` && `!DoubleLockStatus()` && `!OSLockStatus()` && `AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x44C, 0xA4C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-148: PMU_PMEVTYPER19_ELO bit assignments




Table B-324: PMEVTYPER19_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER19_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER19_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0</p> <p>This mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER19_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER19_ELO.NSK is not equal to PMEVTYPER19_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0</p> <p>When PMEVTYPER19_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER19_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1</p> <p>When PMEVTYPER19_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER19_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPER19_ELO.NSU is not equal to PMEVTYPER19_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPER19_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER19_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPER19_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPER19_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEP19_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEP19_ELO.M is not equal to PMEVTYPEP19_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEP19_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP19_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEP19_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEP19_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEP19_ELO.SH is equal to PMEVTYPEP19_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEP19_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEP19_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEP19_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEP19_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR19_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER19_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER19_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER19_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER19_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER19_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER19_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x44C	PMEVTYPER19_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA4C	PMEVTYPER19_ELO	63:32

B.6.52 PMEVTYPER20_ELO, Performance Monitors Event Type Registers

Configures event counter 20.

Configurations

PMEVTYPER20_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER20_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER20_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x450,0xA50

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-149: PMU_PMEVTYPER20_ELO bit assignments




Table B-327: PMEVTYPER20_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER20_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER20_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER20_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER20_ELO.NSK is not equal to PMEVTYPER20_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER20_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER20_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER20_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER20_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER20_ELO.NSU is not equal to PMEVTYPEPER20_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER20_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER20_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER20_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER20_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER20_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER20_ELO.M is not equal to PMEVTYPEPER20_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER20_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER20_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER20_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER20_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER20_ELO.SH is equal to PMEVTYPEPER20_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER20_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER20_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER20_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER20_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR20_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER20_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER20_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER20_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER20_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER20_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER20_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x450	PMEVTYPER20_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA50	PMEVTYPER20_ELO	63:32

B.6.53 PMEVTYPER21_ELO, Performance Monitors Event Type Registers

Configures event counter 21.

Configurations

PMEVTYPER21_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER21_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER21_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x454,0xA54

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-150: PMU_PMEVTYPER21_ELO bit assignments




Table B-330: PMEVTYPER21_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER21_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER21_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER21_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER21_ELO.NSK is not equal to PMEVTYPER21_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER21_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER21_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER21_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER21_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER21_ELO.NSU is not equal to PMEVTYPEPER21_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER21_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER21_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER21_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER21_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER21_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER21_ELO.M is not equal to PMEVTYPEPER21_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER21_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER21_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER21_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER21_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER21_ELO.SH is equal to PMEVTYPEPER21_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER21_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER21_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER21_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER21_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR21_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER21_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER21_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER21_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER21_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER21_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER21_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x454	PMEVTYPER21_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA54	PMEVTYPER21_ELO	63:32

B.6.54 PMEVTYPER22_ELO, Performance Monitors Event Type Registers

Configures event counter 22.

Configurations

PMEVTYPER22_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER22_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER22_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x458,0xA58

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-151: PMU_PMEVTYPER22_ELO bit assignments




Table B-333: PMEVTYPER22_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER22_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER22_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER22_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER22_ELO.NSK is not equal to PMEVTYPER22_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER22_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER22_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER22_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER22_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If <code>PMEVTYPER22_ELO.NSU</code> is not equal to <code>PMEVTYPER22_ELO.U</code>, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When <code>PMEVTYPER22_ELO.U == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPER22_ELO.U == 1</code>, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When <code>PMEVTYPER22_ELO.U == 0</code>, the PE does not count events in Non-secure ELO.</p> <p>When <code>PMEVTYPER22_ELO.U == 1</code>, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and <code>FEAT_SEL2</code> is implemented, then counting events in Secure EL2 is further controlled by <code>PMEVTYPER22_ELO.SH</code>.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If <code>PMEVTYPER22_ELO.M</code> is not equal to <code>PMEVTYPER22_ELO.P</code>, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When <code>PMEVTYPER22_ELO.P == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPER22_ELO.P == 1</code>, the PE does not count events in EL3.</p> <p>0b1</p> <p>When <code>PMEVTYPER22_ELO.P == 0</code>, the PE does not count events in EL3.</p> <p>When <code>PMEVTYPER22_ELO.P == 1</code>, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If <code>PMEVTYPER22_ELO.SH</code> is equal to <code>PMEVTYPER22_ELO.NSH</code>, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When <code>PMEVTYPER22_ELO.NSH == 0</code>, the PE does not count events in Secure EL2.</p> <p>When <code>PMEVTYPER22_ELO.NSH == 1</code>, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When <code>PMEVTYPER22_ELO.NSH == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPER22_ELO.NSH == 1</code>, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to <code>evtCount[9:0]</code> . For more information, see <code>evtCount[9:0]</code> .	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR22_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER22_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER22_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER22_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER22_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER22_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER22_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x458	PMEVTYPER22_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA58	PMEVTYPER22_ELO	63:32

B.6.55 PMEVTYPER23_ELO, Performance Monitors Event Type Registers

Configures event counter 23.

Configurations

PMEVTYPER23_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER23_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER23_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x45C,0xA5C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-152: PMU_PMEVTYPER23_ELO bit assignments




Table B-336: PMEVTYPER23_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER23_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER23_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER23_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER23_ELO.NSK is not equal to PMEVTYPER23_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER23_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER23_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER23_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER23_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER23_ELO.NSU is not equal to PMEVTYPEPER23_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER23_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER23_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER23_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER23_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER23_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER23_ELO.M is not equal to PMEVTYPEPER23_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER23_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER23_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER23_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER23_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER23_ELO.SH is equal to PMEVTYPEPER23_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER23_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER23_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER23_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER23_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR23_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER23_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER23_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER23_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER23_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER23_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER23_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x45C	PMEVTYPER23_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA5C	PMEVTYPER23_ELO	63:32

B.6.56 PMEVTYPER24_ELO, Performance Monitors Event Type Registers

Configures event counter 24.

Configurations

PMEVTYPER24_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER24_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER24_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x460,0xA60

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-153: PMU_PMEVTYPER24_ELO bit assignments




Table B-339: PMEVTYPER24_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER24_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER24_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER24_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER24_ELO.NSK is not equal to PMEVTYPER24_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER24_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER24_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER24_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER24_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER24_ELO.NSU is not equal to PMEVTYPEPER24_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER24_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER24_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER24_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER24_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER24_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER24_ELO.M is not equal to PMEVTYPEPER24_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER24_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER24_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER24_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER24_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER24_ELO.SH is equal to PMEVTYPEPER24_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER24_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER24_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER24_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER24_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR24_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER24_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER24_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER24_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER24_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER24_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER24_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x460	PMEVTYPER24_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA60	PMEVTYPER24_ELO	63:32

B.6.57 PMEVTYPER25_ELO, Performance Monitors Event Type Registers

Configures event counter 25.

Configurations

PMEVTYPER25_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER25_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER25_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x464,0xA64

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-154: PMU_PMEVTYPER25_ELO bit assignments




Table B-342: PMEVTYPER25_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER25_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER25_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER25_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER25_ELO.NSK is not equal to PMEVTYPER25_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER25_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER25_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER25_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER25_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER25_ELO.NSU is not equal to PMEVTYPEPER25_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER25_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER25_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER25_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER25_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER25_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER25_ELO.M is not equal to PMEVTYPEPER25_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER25_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER25_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER25_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER25_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER25_ELO.SH is equal to PMEVTYPEPER25_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER25_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER25_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER25_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER25_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR25_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER25_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER25_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER25_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER25_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER25_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER25_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x464	PMEVTYPER25_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA64	PMEVTYPER25_ELO	63:32

B.6.58 PMEVTYPER26_ELO, Performance Monitors Event Type Registers

Configures event counter 26.

Configurations

PMEVTYPER26_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER26_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER26_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x468,0xA68

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-155: PMU_PMEVTYPER26_ELO bit assignments




Table B-345: PMEVTYPER26_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER26_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER26_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER26_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER26_ELO.NSK is not equal to PMEVTYPER26_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER26_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER26_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER26_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER26_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER26_ELO.NSU is not equal to PMEVTYPEPER26_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER26_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER26_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER26_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER26_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER26_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER26_ELO.M is not equal to PMEVTYPEPER26_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER26_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER26_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER26_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER26_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER26_ELO.SH is equal to PMEVTYPEPER26_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER26_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER26_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER26_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER26_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR26_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER26_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER26_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER26_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER26_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER26_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER26_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x468	PMEVTYPER26_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA68	PMEVTYPER26_ELO	63:32

B.6.59 PMEVTYPER27_ELO, Performance Monitors Event Type Registers

Configures event counter 27.

Configurations

PMEVTYPER27_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER27_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER27_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x46C,0xA6C

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-156: PMU_PMEVTYPER27_ELO bit assignments




Table B-348: PMEVTYPER27_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER27_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER27_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER27_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER27_ELO.NSK is not equal to PMEVTYPER27_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER27_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER27_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER27_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER27_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER27_ELO.NSU is not equal to PMEVTYPEPER27_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER27_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER27_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER27_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER27_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER27_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER27_ELO.M is not equal to PMEVTYPEPER27_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER27_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER27_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER27_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER27_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER27_ELO.SH is equal to PMEVTYPEPER27_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER27_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER27_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER27_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER27_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR27_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER27_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER27_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER27_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER27_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER27_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER27_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x46C	PMEVTYPER27_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA6C	PMEVTYPER27_ELO	63:32

B.6.60 PMEVTYPER28_ELO, Performance Monitors Event Type Registers

Configures event counter 28.

Configurations

PMEVTYPER28_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER28_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER28_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x470,0xA70

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-157: PMU_PMEVTYPER28_ELO bit assignments




Table B-351: PMEVTYPER28_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER28_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER28_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER28_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER28_ELO.NSK is not equal to PMEVTYPER28_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER28_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER28_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER28_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER28_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If PMEVTYPEPER28_ELO.NSU is not equal to PMEVTYPEPER28_ELO.U, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When PMEVTYPEPER28_ELO.U == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER28_ELO.U == 1, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When PMEVTYPEPER28_ELO.U == 0, the PE does not count events in Non-secure ELO.</p> <p>When PMEVTYPEPER28_ELO.U == 1, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPEPER28_ELO.SH.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If PMEVTYPEPER28_ELO.M is not equal to PMEVTYPEPER28_ELO.P, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When PMEVTYPEPER28_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER28_ELO.P == 1, the PE does not count events in EL3.</p> <p>0b1</p> <p>When PMEVTYPEPER28_ELO.P == 0, the PE does not count events in EL3.</p> <p>When PMEVTYPEPER28_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPEPER28_ELO.SH is equal to PMEVTYPEPER28_ELO.NSH, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When PMEVTYPEPER28_ELO.NSH == 0, the PE does not count events in Secure EL2.</p> <p>When PMEVTYPEPER28_ELO.NSH == 1, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When PMEVTYPEPER28_ELO.NSH == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPEPER28_ELO.NSH == 1, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to evtCount[9:0]. For more information, see evtCount[9:0].	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR28_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER28_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER28_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER28_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER28_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER28_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER28_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x470	PMEVTYPER28_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA70	PMEVTYPER28_ELO	63:32

B.6.61 PMEVTYPER29_ELO, Performance Monitors Event Type Registers

Configures event counter 29.

Configurations

PMEVTYPER29_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER29_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER29_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x474,0xA74

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-158: PMU_PMEVTYPER29_ELO bit assignments




Table B-354: PMEVTYPER29_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER29_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER29_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER29_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER29_ELO.NSK is not equal to PMEVTYPER29_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER29_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER29_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER29_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER29_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If <code>PMEVTYPER29_ELO.NSU</code> is not equal to <code>PMEVTYPER29_ELO.U</code>, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When <code>PMEVTYPER29_ELO.U == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPER29_ELO.U == 1</code>, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When <code>PMEVTYPER29_ELO.U == 0</code>, the PE does not count events in Non-secure ELO.</p> <p>When <code>PMEVTYPER29_ELO.U == 1</code>, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and <code>FEAT_SEL2</code> is implemented, then counting events in Secure EL2 is further controlled by <code>PMEVTYPER29_ELO.SH</code>.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If <code>PMEVTYPER29_ELO.M</code> is not equal to <code>PMEVTYPER29_ELO.P</code>, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When <code>PMEVTYPER29_ELO.P == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPER29_ELO.P == 1</code>, the PE does not count events in EL3.</p> <p>0b1</p> <p>When <code>PMEVTYPER29_ELO.P == 0</code>, the PE does not count events in EL3.</p> <p>When <code>PMEVTYPER29_ELO.P == 1</code>, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If <code>PMEVTYPER29_ELO.SH</code> is equal to <code>PMEVTYPER29_ELO.NSH</code>, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When <code>PMEVTYPER29_ELO.NSH == 0</code>, the PE does not count events in Secure EL2.</p> <p>When <code>PMEVTYPER29_ELO.NSH == 1</code>, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When <code>PMEVTYPER29_ELO.NSH == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPER29_ELO.NSH == 1</code>, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to <code>evtCount[9:0]</code> . For more information, see <code>evtCount[9:0]</code> .	6 {x}

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR29_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER29_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER29_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER29_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER29_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER29_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER29_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x474	PMEVTYPER29_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA74	PMEVTYPER29_ELO	63:32

B.6.62 PMEVTYPER30_ELO, Performance Monitors Event Type Registers

Configures event counter 30.

Configurations

PMEVTYPER30_ELO is in the Core power domain.

If event counter n is not implemented:

- When `IsCorePowered() && !DoubleLockStatus() && !OSLockStatus() && AllowExternalPMUAccess()`, accesses are RES0.
- Otherwise, it is CONSTRAINED UNPREDICTABLE whether accesses to this register are RES0 or generate an error response.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER30_ELO are RES0.

This register is present only when `NUM_PMU_COUNTERS == 31`. Otherwise, direct accesses to PMEVTYPER30_ELO are RES0.

Attributes

Width

64

Component

PMU

Register offsets (2)

0x478,0xA78

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-159: PMU_PMEVTYPER30_ELO bit assignments




Table B-357: PMEVTYPER30_ELO bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31]	P	<p>EL1 filtering. Controls counting events in EL1.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in EL1.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER30_ELO.NSK.</p> <p>If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER30_ELO.M.</p>	x
[30]	U	<p>ELO filtering. Controls counting events in ELO.</p> <p>0b0 This mechanism has no effect on filtering of events.</p> <p>0b1 The PE does not count events in ELO.</p> <p>If Secure and Non-secure states are implemented, then counting events in Non-secure ELO is further controlled by PMEVTYPER30_ELO.NSU.</p>	x
[29]	NSK	<p>Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER30_ELO.NSK is not equal to PMEVTYPER30_ELO.P, then the PE does not count events in Non-secure EL1. Otherwise, this mechanism has no effect on filtering of events in Non-secure EL1.</p> <p>0b0 When PMEVTYPER30_ELO.P == 0, this mechanism has no effect on filtering of events.</p> <p>When PMEVTYPER30_ELO.P == 1, the PE does not count events in Non-secure EL1.</p> <p>0b1 When PMEVTYPER30_ELO.P == 0, the PE does not count events in Non-secure EL1.</p> <p>When PMEVTYPER30_ELO.P == 1, this mechanism has no effect on filtering of events.</p>	x

Bits	Name	Description	Reset
[28]	NSU	<p>Non-secure ELO filtering. Controls counting events in Non-secure ELO. If <code>PMEVTYPEPER30_ELO.NSU</code> is not equal to <code>PMEVTYPEPER30_ELO.U</code>, then the PE does not count events in Non-secure ELO. Otherwise, this mechanism has no effect on filtering of events in Non-secure ELO.</p> <p>0b0</p> <p>When <code>PMEVTYPEPER30_ELO.U == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPEPER30_ELO.U == 1</code>, the PE does not count events in Non-secure ELO.</p> <p>0b1</p> <p>When <code>PMEVTYPEPER30_ELO.U == 0</code>, the PE does not count events in Non-secure ELO.</p> <p>When <code>PMEVTYPEPER30_ELO.U == 1</code>, this mechanism has no effect on filtering of events.</p>	x
[27]	NSH	<p>EL2 filtering. Controls counting events in EL2.</p> <p>0b0</p> <p>The PE does not count events in EL2.</p> <p>0b1</p> <p>This mechanism has no effect on filtering of events.</p> <p>If EL3 is implemented and <code>FEAT_SEL2</code> is implemented, then counting events in Secure EL2 is further controlled by <code>PMEVTYPEPER30_ELO.SH</code>.</p>	x
[26]	M	<p>EL3 filtering. Controls counting events in EL3. If <code>PMEVTYPEPER30_ELO.M</code> is not equal to <code>PMEVTYPEPER30_ELO.P</code>, then the PE does not count events in EL3. Otherwise, this mechanism has no effect on filtering of events in EL3.</p> <p>0b0</p> <p>When <code>PMEVTYPEPER30_ELO.P == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPEPER30_ELO.P == 1</code>, the PE does not count events in EL3.</p> <p>0b1</p> <p>When <code>PMEVTYPEPER30_ELO.P == 0</code>, the PE does not count events in EL3.</p> <p>When <code>PMEVTYPEPER30_ELO.P == 1</code>, this mechanism has no effect on filtering of events.</p>	x
[25]	RES0	Reserved	RES0
[24]	SH	<p>Secure EL2 filtering. Controls counting events in Secure EL2. If <code>PMEVTYPEPER30_ELO.SH</code> is equal to <code>PMEVTYPEPER30_ELO.NSH</code>, then the PE does not count events in Secure EL2. Otherwise, this mechanism has no effect on filtering of events in Secure EL2.</p> <p>0b0</p> <p>When <code>PMEVTYPEPER30_ELO.NSH == 0</code>, the PE does not count events in Secure EL2.</p> <p>When <code>PMEVTYPEPER30_ELO.NSH == 1</code>, this mechanism has no effect on filtering of events.</p> <p>0b1</p> <p>When <code>PMEVTYPEPER30_ELO.NSH == 0</code>, this mechanism has no effect on filtering of events.</p> <p>When <code>PMEVTYPEPER30_ELO.NSH == 1</code>, the PE does not count events in Secure EL2.</p>	x
[23:16]	RES0	Reserved	RES0
[15:10]	evtCount[15:10]	Extension to <code>evtCount[9:0]</code> . For more information, see <code>evtCount[9:0]</code> .	6 { x }

Bits	Name	Description	Reset
[9:0]	evtCount[9:0]	<p>Event to count.</p> <p>The event number of the event that is counted by event counter PMU.PMEVCNTR30_ELO.</p> <p>The ranges of event numbers allocated to each type of event are shown in <i>Allocation of the PMU event number space</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p> <p>If FEAT_PMUv3p8 is implemented and PMEVTYPER30_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER30_ELO.evtCount field is the value written to the field.</p> <p>Note: Arm recommends this behavior for all implementations of FEAT_PMUv3.</p> <p>Otherwise, if PMEVTYPER30_ELO.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:</p> <ul style="list-style-type: none"> For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER30_ELO.evtCount field is the value written to the field. If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER30_ELO.evtCount field is the value written to the field. For other values, it is UNPREDICTABLE what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER30_ELO.evtCount field is UNKNOWN. <p>Note: UNPREDICTABLE means the event must not expose privileged information.</p>	10 {x}

Access

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset 0xA00 + (4*n). Otherwise accesses at this offset are **IMPLEMENTATION DEFINED**.

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0x478	PMEVTYPER30_ELO	31:0

Component	Offset	Instance	Range
PMU	0xA78	PMEVTYPER30_ELO	63:32

B.6.63 PMPCSSR, Snapshot Program Counter Sample Register

Captured copy of the Program Counter.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x600

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-160: PMU_PMPCSSR bit assignments




Table B-360: PMPCSSR bit descriptions

Bits	Name	Description	Reset
[63:0]	PC	<p>Sampled PC.</p> <p>The instruction address for the sampled instruction. The sampled instruction is an instruction recently architecturally executed by the PE.</p> <p>PCSR is not updated before the first read. It is then updated each time an instruction is executed.</p> <p>Note: The ARM architecture does not define recently executed.</p>	64 {x}

Accessibility

PMPCSSR is set to an UNKNOWN value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset	Instance	Range
PMU	0x600	PMPCSSR	None

B.6.64 PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample Register

Captured copy of the CONTEXTIDR_EL1 register.

The value captured must relate to the instruction captured in PMPCSSR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0x608

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-161: PMU_PMCIDSSR bit assignments




Table B-362: PMCIDSSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMCCIDSSR	PMCIDSR sample. Sampled CONTEXTIDR_EL1 snapshot.	32 {x}

Accessibility

PMCIDSSR is set to an UNKNOWN value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset	Instance	Range
PMU	0x608	PMCIDSSR	None

B.6.65 PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample Register

Captured copy of the CONTEXTIDR_EL2 register.

The value captured must relate to the instruction captured in PMPCSSR.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0x60C

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-162: PMU_PMCID2SSR bit assignments




Table B-364: PMCID2SSR bit descriptions

Bits	Name	Description	Reset
[31:0]	PMCCID2SSR	PMCID2SR sample. Sampled CONTEXTIDR_EL2 snapshot.	32 {x}

Access

If ARMv8.2 is not implemented, this location is used for PMVIDSSR.

PMCID2SSR is set to an **UNKNOWN** value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Accessibility

If ARMv8.2 is not implemented, this location is used for PMVIDSSR.

PMCID2SSR is set to an UNKNOWN value by a read of the EDPCSRlo or PMPCSR[31:0] register.

Component	Offset	Instance	Range
PMU	0x60C	PMCID2SSR	None

B.6.66 PMSSSR, PMU Snapshot Status Register

Holds status information about the captured counters.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0x610

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx1
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-163: PMU_PMSSSR bit assignments




Table B-366: PMSSSR bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0
[0]	NC	<p>No capture. Indicates whether the PMU counters have been captured.</p> <p>0b0</p> <p>PMU counters captured.</p> <p>0b1</p> <p>PMU counters not captured.</p> <p>The event counters are only not captured by the PE in the event of a security violation. The external Monitor is responsible for keeping track of whether it managed to capture the snapshot registers from the PE.</p> <p>PMSSSR.NC does not reflect the status of the captured Program Counter Sample registers.</p> <p>PMSSSR.NC is reset to 1 by PE Warm reset, but is overwritten at the first capture. Tools need to be aware that capturing over reset or power-down might lose data, as they are reliant on software saving and restoring the PMU state (including PMSSCR). There is no sampled sticky reset bit.</p>	0b1

Accessibility

Component	Offset	Instance	Range
PMU	0x610	PMSSSR	None

B.6.67 PMCCNTR, PMU Cycle Counter Snapshot Register

Captured copy of PMCCNTR_ELO. Once captured, the value in PMCCNTR is unaffected by writes to PMCCNTR_ELO and PMCR_ELO.C.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

PMU

Register offset

0x618

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-164: PMU_PMCCNTR bit assignments




Table B-368: PMCCNTR bit descriptions

Bits	Name	Description	Reset
[63:0]	PMCCNTR	PMCCNTR_ELO sample. Sampled cycle count.	64 {x }

Accessibility

Component	Offset	Instance	Range
PMU	0x618	PMCCNTR	None

B.6.68 PMEVCNTR0, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR0_ELO. Once captured, the value in PMSSEVCNTR0 is unaffected by writes to PMSSEVCNTR0_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x620

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-165: PMU_PMEVCNTR0 bit assignments




Table B-370: PMEVCNTR0 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR0	PMEVCNTR0_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x620	PMEVCNTR0	None

B.6.69 PMEVCNTR1, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR1_ELO. Once captured, the value in PMSSEVCNTR1 is unaffected by writes to PMSSEVCNTR1_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x628

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-166: PMU_PMEVCNTR1 bit assignments




Table B-372: PMEVCNTR1 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR1	PMEVCNTR1_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x628	PMEVCNTR1	None

B.6.70 PMEVCNTR2, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR2_ELO. Once captured, the value in PMSSEVCNTR2 is unaffected by writes to PMSSEVCNTR2_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x630

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-167: PMU_PMEVCNTR2 bit assignments




Table B-374: PMEVCNTR2 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR2	PMEVCNTR2_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x630	PMEVCNTR2	None

B.6.71 PMEVCNTR3, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR3_ELO. Once captured, the value in PMSSEVCNTR3 is unaffected by writes to PMSSEVCNTR3_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x638

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-168: PMU_PMEVCNTR3 bit assignments




Table B-376: PMEVCNTR3 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR3	PMEVCNTR3_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x638	PMEVCNTR3	None

B.6.72 PMEVCNTR4, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR4_ELO. Once captured, the value in PMSSEVCNTR4 is unaffected by writes to PMSSEVCNTR4_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x640

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-169: PMU_PMEVCNTR4 bit assignments




Table B-378: PMEVCNTR4 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR4	PMEVCNTR4_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x640	PMEVCNTR4	None

B.6.73 PMEVCNTR5, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR5_ELO. Once captured, the value in PMSSEVCNTR5 is unaffected by writes to PMSSEVCNTR5_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.


Attributes

Width
64

Component
PMU

Register offset
0x648

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-170: PMU_PMEVCNTR5 bit assignments




Table B-380: PMEVCNTR5 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR5	PMEVCNTR5_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x648	PMEVCNTR5	None

B.6.74 PMEVCNTR6, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR6_ELO. Once captured, the value in PMSSEVCNTR6 is unaffected by writes to PMSSEVCNTR6_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x650

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-171: PMU_PMEVCNTR6 bit assignments




Table B-382: PMEVCNTR6 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR6	PMEVCNTR6_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x650	PMEVCNTR6	None

B.6.75 PMEVCNTR7, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR7_ELO. Once captured, the value in PMSSEVCNTR7 is unaffected by writes to PMSSEVCNTR7_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x658

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-172: PMU_PMEVCNTR7 bit assignments




Table B-384: PMEVCNTR7 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR7	PMEVCNTR7_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x658	PMEVCNTR7	None

B.6.76 PMEVCNTR8, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR8_ELO. Once captured, the value in PMSSEVCNTR8 is unaffected by writes to PMSSEVCNTR8_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x660

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-173: PMU_PMEVCNTR8 bit assignments




Table B-386: PMEVCNTR8 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR8	PMEVCNTR8_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x660	PMEVCNTR8	None

B.6.77 PMEVCNTR9, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR9_ELO. Once captured, the value in PMSSEVCNTR9 is unaffected by writes to PMSSEVCNTR9_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x668

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-174: PMU_PMEVCNTR9 bit assignments




Table B-388: PMEVCNTR9 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR9	PMEVCNTR9_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x668	PMEVCNTR9	None

B.6.78 PMEVCNTR10, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR10_ELO. Once captured, the value in PMSSEVCNTR10 is unaffected by writes to PMSSEVCNTR10_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x670

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-175: PMU_PMEVCNTR10 bit assignments




Table B-390: PMEVCNTR10 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR10	PMEVCNTR10_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x670	PMEVCNTR10	None

B.6.79 PMEVCNTR11, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR11_ELO. Once captured, the value in PMSSEVCNTR11 is unaffected by writes to PMSSEVCNTR11_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x678

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-176: PMU_PMEVCNTR11 bit assignments




Table B-392: PMEVCNTR11 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR11	PMEVCNTR11_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x678	PMEVCNTR11	None

B.6.80 PMEVCNTR12, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR12_ELO. Once captured, the value in PMSSEVCNTR12 is unaffected by writes to PMSSEVCNTR12_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x680

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-177: PMU_PMEVCNTR12 bit assignments




Table B-394: PMEVCNTR12 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR12	PMEVCNTR12_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x680	PMEVCNTR12	None

B.6.81 PMEVCNTR13, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR13_ELO. Once captured, the value in PMSSEVCNTR13 is unaffected by writes to PMSSEVCNTR13_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x688

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-178: PMU_PMEVCNTR13 bit assignments




Table B-396: PMEVCNTR13 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR13	PMEVCNTR13_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x688	PMEVCNTR13	None

B.6.82 PMEVCNTR14, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR14_ELO. Once captured, the value in PMSSEVCNTR14 is unaffected by writes to PMSSEVCNTR14_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x690

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-179: PMU_PMEVCNTR14 bit assignments




Table B-398: PMEVCNTR14 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR14	PMEVCNTR14_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x690	PMEVCNTR14	None

B.6.83 PMEVCNTR15, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR15_ELO. Once captured, the value in PMSSEVCNTR15 is unaffected by writes to PMSSEVCNTR15_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x698

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-180: PMU_PMEVCNTR15 bit assignments




Table B-400: PMEVCNTR15 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR15	PMEVCNTR15_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x698	PMEVCNTR15	None

B.6.84 PMEVCNTR16, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR16_ELO. Once captured, the value in PMSSEVCNTR16 is unaffected by writes to PMSSEVCNTR16_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x6A0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
															0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-181: PMU_PMEVCNTR16 bit assignments




Table B-402: PMEVCNTR16 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR16	PMEVCNTR16_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6A0	PMEVCNTR16	None

B.6.85 PMEVCNTR17, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR17_ELO. Once captured, the value in PMSSEVCNTR17 is unaffected by writes to PMSSEVCNTR17_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x6A8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-182: PMU_PMEVCNTR17 bit assignments




Table B-404: PMEVCNTR17 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR17	PMEVCNTR17_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6A8	PMEVCNTR17	None

B.6.86 PMEVCNTR18, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR18_ELO. Once captured, the value in PMSSEVCNTR18 is unaffected by writes to PMSSEVCNTR18_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.


Attributes

Width
64

Component
PMU

Register offset
0x6B0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-183: PMU_PMEVCNTR18 bit assignments




Table B-406: PMEVCNTR18 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR18	PMEVCNTR18_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6B0	PMEVCNTR18	None

B.6.87 PMEVCNTR19, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR19_ELO. Once captured, the value in PMSSEVCNTR19 is unaffected by writes to PMSSEVCNTR19_ELO and PMCR_ELO.P.

Configurations

This register is available in all configurations.

Attributes

Width
64

Component
PMU

Register offset
0x6B8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-184: PMU_PMEVCNTR19 bit assignments




Table B-408: PMEVCNTR19 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR19	PMEVCNTR19_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x6B8	PMEVCNTR19	None

B.6.88 PMEVCNTR20, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR20_ELO. Once captured, the value in PMSSEVCNTR20 is unaffected by writes to PMSSEVCNTR20_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR20 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR20 are RES0.


Attributes

Width
64

Component
PMU

Register offset
0x6C0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-185: PMU_PMEVCNTR20 bit assignments




Table B-410: PMEVCNTR20 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR20	PMEVCNTR20_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x6C0	PMEVCNTR20	None

B.6.89 PMEVCNTR21, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR21_ELO. Once captured, the value in PMSSEVCNTR21 is unaffected by writes to PMSSEVCNTR21_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR21 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR21 are RES0.

Attributes

Width

64


Component

PMU

Register offset

0x6C8

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-186: PMU_PMEVCNTR21 bit assignments




Table B-412: PMEVCNTR21 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR21	PMEVCNTR21_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6C8	PMEVCNTR21	None

B.6.90 PMEVCNTR22, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR22_ELO. Once captured, the value in PMSSEVCNTR22 is unaffected by writes to PMSSEVCNTR22_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR22 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR22 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6D0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-187: PMU_PMEVCNTR22 bit assignments




Table B-414: PMEVCNTR22 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR22	PMEVCNTR22_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6D0	PMEVCNTR22	None

B.6.91 PMEVCNTR23, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR23_ELO. Once captured, the value in PMSSEVCNTR23 is unaffected by writes to PMSSEVCNTR23_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR23 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR23 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6D8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-188: PMU_PMEVCNTR23 bit assignments




Table B-416: PMEVCNTR23 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR23	PMEVCNTR23_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x6D8	PMEVCNTR23	None

B.6.92 PMEVCNTR24, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR24_ELO. Once captured, the value in PMSSEVCNTR24 is unaffected by writes to PMSSEVCNTR24_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR24 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR24 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6E0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-189: PMU_PMEVCNTR24 bit assignments




Table B-418: PMEVCNTR24 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR24	PMEVCNTR24_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6E0	PMEVCNTR24	None

B.6.93 PMEVCNTR25, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR25_ELO. Once captured, the value in PMSSEVCNTR25 is unaffected by writes to PMSSEVCNTR25_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR25 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR25 are RES0.

Attributes

Width

64


Component

PMU

Register offset

0x6E8

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-190: PMU_PMEVCNTR25 bit assignments




Table B-420: PMEVCNTR25 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR25	PMEVCNTR25_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x6E8	PMEVCNTR25	None

B.6.94 PMEVCNTR26, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR26_ELO. Once captured, the value in PMSSEVCNTR26 is unaffected by writes to PMSSEVCNTR26_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR26 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR26 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6F0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-191: PMU_PMEVCNTR26 bit assignments




Table B-422: PMEVCNTR26 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR26	PMEVCNTR26_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x6F0	PMEVCNTR26	None

B.6.95 PMEVCNTR27, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR27_ELO. Once captured, the value in PMSSEVCNTR27 is unaffected by writes to PMSSEVCNTR27_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR27 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR27 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x6F8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-192: PMU_PMEVCNTR27 bit assignments




Table B-424: PMEVCNTR27 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR27	PMEVCNTR27_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x6F8	PMEVCNTR27	None

B.6.96 PMEVCNTR28, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR28_ELO. Once captured, the value in PMSSEVCNTR28 is unaffected by writes to PMSSEVCNTR28_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR28 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR28 are RES0.


Attributes

Width
64

Component
PMU

Register offset
0x700

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-193: PMU_PMEVCNTR28 bit assignments




Table B-426: PMEVCNTR28 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR28	PMEVCNTR28_ELO sample. Sampled event count.	64 { x }

Accessibility

Component	Offset	Instance	Range
PMU	0x700	PMEVCNTR28	None

B.6.97 PMEVCNTR29, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR29_ELO. Once captured, the value in PMSSEVCNTR29 is unaffected by writes to PMSSEVCNTR29_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR29 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR29 are RES0.

Attributes

Width

64


Component

PMU

Register offset

0x708

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-194: PMU_PMEVCNTR29 bit assignments




Table B-428: PMEVCNTR29 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR29	PMEVCNTR29_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x708	PMEVCNTR29	None

B.6.98 PMEVCNTR30, PMU Event Counter Snapshot Register

Captured copy of PMEVCNTR30_ELO. Once captured, the value in PMSSEVCNTR30 is unaffected by writes to PMSSEVCNTR30_ELO and PMCR_ELO.P.

Configurations

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR30 are RES0.

This register is present only when NUM_PMU_COUNTERS == 31. Otherwise, direct accesses to PMEVCNTR30 are RES0.

Attributes

Width

64

Component

PMU

Register offset

0x710

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3
0															



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-195: PMU_PMEVCNTR30 bit assignments




Table B-430: PMEVCNTR30 bit descriptions

Bits	Name	Description	Reset
[63:0]	PMEVCNTR30	PMEVCNTR30_ELO sample. Sampled event count.	64 {x}

Accessibility

Component	Offset	Instance	Range
PMU	0x710	PMEVCNTR30	None

B.6.99 PMCFGR, Performance Monitors Configuration Register

Contains PMU-specific configuration data.

Configurations

PMCFGR is in the Core power domain.

Attributes**Width**

32

Component

PMU

Register offset

0xE00

Reset value

0000	xxxx	xx1x	0000	0111	1111	xxxx	xxxx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.


Bit descriptions**Figure B-196: PMU_PMCFG bit assignments**

Table B-432: PMCFGR bit descriptions

Bits	Name	Description	Reset
[31:28]	NCG	Defines the number of counter groups implemented, minus one. 0b0000 One counter group implemented.	0b0000
[27:23]	RES0	Reserved	RES0
[22]	SS	Snapshot supported. 0b0 Snapshot mechanism not supported. The locations 0x600-0x7FC and 0xE30-0xE3C are IMPLEMENTATION DEFINED . 0b1 Snapshot mechanism supported. Locations 0x600-0x7FC and 0xE30-0xE3C contain IMPLEMENTATION DEFINED snapshot registers.	The reset values can be the following: 0b0, 0b1, respective to the value.
[21]	FZO	Freeze-on-overflow supported. Defined values are: 0b1 Freeze-on-overflow mechanism is supported. PMU.PMCR_ELO.FZO is RW.	0b1
[20]	RES0	Reserved	RES0
[19]	UEN	User-mode Enable Register supported. AArch64-PMUSERENR_ELO is not visible in the external debug interface, so this bit is RAZ . 0b0	0b0
[18]	WT	This feature is not supported, so this bit is RAZ . 0b0	0b0
[17]	NA	This feature is not supported, so this bit is RAZ . 0b0	0b0
[16]	EX	Export supported. 0b0 PMU.PMCR_ELO.X is RES0 .	0b0
[15]	CCD	Cycle counter has prescale. This field is RAZ 0b0 PMU.PMCR_ELO.D is RES0 .	0b0
[14]	CC	Dedicated cycle counter (counter 31) supported. 0b1	0b1

Bits	Name	Description	Reset
[13:8]	SIZE	<p>Size of counters, minus one. This field defines the size of the largest counter implemented by the Performance Monitors Unit.</p> <p>From Armv8, the largest counter is 64-bits, so the value of this field is 0b111111.</p> <p>This field is used by software to determine the spacing of the counters in the memory-map. From Armv8, the counters are a doubleword-aligned addresses.</p> <p>0b111111</p>	0b111111
[7:0]	N	<p>Number of counters, minus one.</p> <p>0b00010100 Twenty event counters and the cycle counter implemented</p> <p>0b00011111 Thirty-one event counters and the cycle counter implemented</p>	The reset values can be the following: 0b00010100, 0b00011111, respective to the value.

Access

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE00	PMCFGR	31:0

B.6.100 PMCR_ELO, Performance Monitors Control Register

Provides details of the Performance Monitors implementation, including the number of counters implemented, and configures and controls the counters.

Configurations

PMCR_ELO is in the Core power domain.

External register PMCR_ELO bits [31:0] are architecturally mapped to AArch64 System register [A.9.3 PMCR_ELO, Performance Monitors Control Register](#) on page 557 bits [31:0].

Attributes

Width

32

Component

PMU

Register offset


0xE04

Reset value

0000	0000	0000	0000	0000	0xxx	xxx0	x000
31	27	23	19	15	11	7	3 0

**Note**

Where the reset reads xxxx, see individual bits.

Bit descriptions**Figure B-197: PMU_PMCR_ELO bit assignments****Table B-434: PMCR_ELO bit descriptions**

Bits	Name	Description	Reset
[31:11]	RAZ/WI	Reserved	RAZ/WI
[10]	RES0	Reserved	RES0
[9]	FZO	<p>Freeze-on-overflow. Stop event counters on overflow.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented and is using AArch64, PMN is AArch64-MDCR_EL2.HPMN. If EL2 is not implemented, PMN is PMCR_ELO.N. <p>0b0</p> <p>Do not freeze on overflow.</p> <p>0b1</p> <p>Affected counters do not count when PMU.PMOVSLR_ELO[(PMN-1):0] is nonzero.</p> <p>The counters affected by this field are:</p> <ul style="list-style-type: none"> If EL2 is implemented, event counters PMU.PMEVCNTR<n>_ELO for values of n less than PMN. This applies even when EL2 is disabled in the current Security state. If EL2 is not implemented, all event counters PMU.PMEVCNTR<n>_ELO. If PMCR_ELO.DP is 1, the cycle counter PMU.PMCCNTR_ELO. <p>Other event counters are not affected by this field.</p> <p>When PMCR_ELO.DP is 0, PMU.PMCCNTR_ELO is not affected by this field.</p>	x

Bits	Name	Description	Reset
[8]	RES0	Reserved	RES0
[7]	LP	<p>Long event counter enable. Determines when unsigned overflow is recorded by an event counter overflow bit.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented and is using AArch64, PMN is AArch64-MDCR_EL2.HPMN. If EL2 is not implemented, PMN is PMCR_ELO.N. <p>0b0</p> <p>Event counter overflow on increment that causes unsigned overflow of PMU.PMEVCNTR<n>_ELO[31:0].</p> <p>0b1</p> <p>Event counter overflow on increment that causes unsigned overflow of PMU.PMEVCNTR<n>_ELO[63:0].</p> <p>If PMN is not 0, this bit affects the operation of event counters in the range [0 .. (PMN-1)].</p> <p>The field does not affect the operation of other event counters and PMU.PMCCNTR_ELO.</p> <p>The operation of this field applies even when EL2 is disabled in the current Security state.</p>	x
[6]	RES1	Reserved	RES1
[5]	DP	<p>Disable cycle counter when event counting is prohibited. The possible values of this bit are:</p> <p>0b0</p> <p>Cycle counting by PMU.PMCCNTR_ELO is not affected by this mechanism.</p> <p>0b1</p> <p>Cycle counting by PMU.PMCCNTR_ELO is disabled in prohibited regions and when event counting is frozen:</p> <ul style="list-style-type: none"> If FEAT_PMUv3p1 is implemented, EL2 is implemented, and AArch64-MDCR_EL2.HPMD is 1, then cycle counting by PMU.PMCCNTR_ELO is disabled at EL2. If FEAT_PMUv3p7 is implemented, EL3 is implemented and using AArch64, and AArch64-MDCR_EL3.MPMX is 1, then cycle counting by PMU.PMCCNTR_ELO is disabled at EL3. If FEAT_PMUv3p7 is implemented and event counting is frozen by PMCR_ELO.FZO, then cycle counting by PMU.PMCCNTR_ELO is disabled. If FEAT_SPE_DPFZS is implemented and event counting is frozen by PMCR_ELO.FZS, then cycle counting by AArch64-PMCCNTR_ELO is disabled. If EL3 is implemented, AArch64-MDCR_EL3.SPME is 0, and either FEAT_PMUv3p7 is not implemented or AArch64-MDCR_EL3.MPMX is 0, then cycle counting by PMU.PMCCNTR_ELO is disabled at EL3 and in Secure state. <p>If AArch64-MDCR_EL2.HPMN is not 0, this is when event counting by event counters in the range [0.. (AArch64-MDCR_EL2.HPMN-1)] is prohibited or frozen.</p> <p>If FEAT_PMUv3p7 and FEAT_SPEv1p2 are implemented, meaning PMCR_ELO.FZS is implemented, and FEAT_SPE_DPFZS is not implemented, then cycle counting cycle counting by PMCCNTR_ELO is not affected by PMCR_ELO.FZS.</p> <p>For more information, see <i>Prohibiting event and cycle counting</i> in the Arm® Architecture Reference Manual for A-profile architecture.</p>	x
[4]	RAZ/WI	Reserved	RAZ/WI
[3]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[2]	C	<p>Cycle counter reset. The effects of writing to this bit are:</p> <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>Reset PMU.PMCCNTR_ELO to zero.</p> <p>Resetting PMU.PMCCNTR_ELO does not change the cycle counter overflow bit. If FEAT_PMUv3p5 is implemented, the value of PMCR_ELO.LC is ignored, and bits [63:0] of the cycle counter are reset.</p> <p>Access to this field is: WO/RAZ</p>	0b0
[1]	P	<p>Event counter reset. The effects of writing to this bit are:</p> <p>0b0</p> <p>No action.</p> <p>0b1</p> <p>Reset all event counters, not including PMU.PMCCNTR_ELO, to zero.</p> <p>Resetting the event counters does not change the event counter overflow bits. If FEAT_PMUv3p5 is implemented, the value of AArch64-MDCR_EL2.HLP, or PMCR_ELO.LP is ignored and bits [63:0] of all affected event counters are reset.</p> <p>Access to this field is: WO/RAZ</p>	0b0
[0]	E	<p>Enable.</p> <p>In the description of this field:</p> <ul style="list-style-type: none"> If EL2 is implemented and is using AArch64, PMN is AArch64-MDCR_EL2.HPMN. <p>0b0</p> <p>PMU.PMCCNTR_ELO is disabled and event counters PMU.PMEVCNTR<n>_ELO, where n is in the range of affected event counters, are disabled.</p> <p>0b1</p> <p>PMU.PMCCNTR_ELO and event counters PMU.PMEVCNTR<n>_ELO, where n is in the range of affected event counters, are enabled by PMU.PMCNTENSET_ELO.</p> <p>If PMN is not 0, this field affects the operation of event counters in the range [0 .. (PMN-1)].</p> <p>This field does not affect the operation of other event counters.</p> <p>The operation of this field applies even when EL2 is disabled in the current Security state.</p>	0b0

Access

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE04	PMCR_ELO	None

B.6.101 PMCEID0, Performance Monitors Common Event Identification register 0

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x0000 to 0x001F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



Note

This view of the register was previously called PMCEID0_ELO.

Configurations

PMCEID0 is in the Core power domain.

External register PMCEID0 bits [31:0] are architecturally mapped to AArch64 System register [A.9.1 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0](#) on page 542 bits [31:0].

Attributes

Width

32

Component

PMU

Register offset

0xE20

Reset value

0111 1011 1111 1111 0111 1111 0011 1111

Bit descriptions

Figure B-198: PMU_PMCEID0 bit assignments




Table B-436: PMCEID0 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to Common event 0x001F, L1D_CACHE_ALLOCATE 0b0 The Common event is not implemented, or not counted.	0b0
[30]	ID30	ID30 corresponds to Common event 0x001E, CHAIN 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x001D, BUS_CYCLES 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x001C, TTBR_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[27]	ID27	ID27 corresponds to Common event 0x001B, INST_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x001A, MEMORY_ERROR 0b0 The Common event is not implemented, or not counted.	0b0
[25]	ID25	ID25 corresponds to Common event 0x0019, BUS_ACCESS 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0018, L2D_CACHE_WB 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[23]	ID23	ID23 corresponds to Common event 0x0017, L2D_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[22]	ID22	ID22 corresponds to Common event 0x0016, L2D_CACHE 0b1 The Common event is implemented.	0b1
[21]	ID21	ID21 corresponds to Common event 0x0015, L1D_CACHE_WB 0b1 The Common event is implemented.	0b1
[20]	ID20	ID20 corresponds to Common event 0x0014, L1I_CACHE 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0013, MEM_ACCESS 0b1 The Common event is implemented.	0b1
[18]	ID18	ID18 corresponds to Common event 0x0012, BR_PRED 0b1 The Common event is implemented.	0b1
[17]	ID17	ID17 corresponds to Common event 0x0011, CPU_CYCLES 0b1 The Common event is implemented.	0b1
[16]	ID16	ID16 corresponds to Common event 0x0010, BR_MIS_PRED 0b1 The Common event is implemented.	0b1
[15]	ID15	ID15 corresponds to Common event 0x000F, UNALIGNED_LDST_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[14]	ID14	ID14 corresponds to Common event 0x000E, BR_RETURN_RETIRED 0b1 The Common event is implemented.	0b1
[13]	ID13	ID13 corresponds to Common event 0x000D, BR_IMMED_RETIRED 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x000C, PC_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[11]	ID11	ID11 corresponds to Common event 0x000B, CID_WRITE_RETIRED 0b1 The Common event is implemented.	0b1
[10]	ID10	ID10 corresponds to Common event 0x000A, EXC_RETURN 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[9]	ID9	ID9 corresponds to Common event 0x0009, EXC_TAKEN 0b1 The Common event is implemented.	0b1
[8]	ID8	ID8 corresponds to Common event 0x0008, INST_RETIRED 0b1 The Common event is implemented.	0b1
[7]	ID7	ID7 corresponds to Common event 0x0007, ST_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[6]	ID6	ID6 corresponds to Common event 0x0006, LD_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[5]	ID5	ID5 corresponds to Common event 0x0005, L1D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0004, L1D_CACHE 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0003, L1D_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0002, L1I_TLB_REFILL 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0001, L1I_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0000, SW_INCR 0b1 The Common event is implemented.	0b1

Access

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE20	PMCEID0	None

B.6.102 PMCEID1, Performance Monitors Common Event Identification register 1

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x020 to 0x03F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).



This view of the register was previously called PMCEID1_EL0.

Configurations

PMCEID1 is in the Core power domain.

External register PMCEID1 bits [31:0] are architecturally mapped to AArch64 System register [A.9.2 PMCEID1_EL0, Performance Monitors Common Event Identification Register 1](#) on page 550 bits [31:0].

Attributes

Width

32

Component

PMU

Register offset

0xE24

Reset value

1111 1110 1111 1110 1010 1111 1111 1111

Bit descriptions

Figure B-199: PMU_PMCEID1 bit assignments




Table B-438: PMCEID1 bit descriptions

Bits	Name	Description	Reset
[31]	ID31	ID31 corresponds to Common event 0x003F, STALL_SLOT 0b1 The Common event is implemented.	0b1
[30]	ID30	ID30 corresponds to Common event 0x003E, STALL_SLOT_FRONTEND 0b1 The Common event is implemented.	0b1
[29]	ID29	ID29 corresponds to Common event 0x003D, STALL_SLOT_BACKEND 0b1 The Common event is implemented.	0b1
[28]	ID28	ID28 corresponds to Common event 0x003C, STALL 0b1 The Common event is implemented.	0b1
[27]	ID27	ID27 corresponds to Common event 0x003B, OP_SPEC 0b1 The Common event is implemented.	0b1
[26]	ID26	ID26 corresponds to Common event 0x003A, OP_RETIRED 0b1 The Common event is implemented.	0b1
[25]	ID25	ID25 corresponds to Common event 0x0039, L1D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[24]	ID24	ID24 corresponds to Common event 0x0038, REMOTE_ACCESS_RD 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[23]	ID23	ID23 corresponds to Common event 0x0037, LL_CACHE_MISS_RD 0b1 The Common event is implemented.	0b1
[22]	ID22	ID22 corresponds to Common event 0x0036, LL_CACHE_RD 0b1 The Common event is implemented.	0b1
[21]	ID21	ID21 corresponds to Common event 0x0035, ITLB_WALK 0b1 The Common event is implemented.	0b1
[20]	ID20	ID20 corresponds to Common event 0x0034, DTLB_WALK 0b1 The Common event is implemented.	0b1
[19]	ID19	ID19 corresponds to Common event 0x0033, LL_CACHE_MISS 0b1 The Common event is implemented.	0b1
[18]	ID18	ID18 corresponds to Common event 0x0032, LL_CACHE 0b1 The Common event is implemented.	0b1
[17]	ID17	ID17 corresponds to Common event 0x0031, REMOTE_ACCESS 0b1 The Common event is implemented.	0b1
[16]	ID16	ID16 corresponds to Common event 0x0030, L2I_TLB 0b0 The Common event is not implemented, or not counted.	0b0
[15]	ID15	ID15 corresponds to Common event 0x002F, L2D_TLB 0b1 The Common event is implemented.	0b1
[14]	ID14	ID14 corresponds to Common event 0x002E, L2I_TLB_REFILL 0b0 The Common event is not implemented, or not counted.	0b0
[13]	ID13	ID13 corresponds to Common event 0x002D, L2D_TLB_REFILL 0b1 The Common event is implemented.	0b1
[12]	ID12	ID12 corresponds to Common event 0x002C, L3D_CACHE_WB 0b0 The Common event is not implemented, or not counted.	0b0
[11]	ID11	ID11 corresponds to Common event 0x002B, L3D_CACHE 0b1 The Common event is implemented.	0b1
[10]	ID10	ID10 corresponds to Common event 0x002A, L3D_CACHE_REFILL 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[9]	ID9	ID9 corresponds to Common event 0x0029, L3D_CACHE_ALLOCATE 0b1 The Common event is implemented.	0b1
[8]	ID8	ID8 corresponds to Common event 0x0028, L2I_CACHE_REFILL 0b1 The Common event is implemented.	0b1
[7]	ID7	ID7 corresponds to Common event 0x0027, L2I_CACHE 0b1 The Common event is implemented.	0b1
[6]	ID6	ID6 corresponds to Common event 0x0026, L1I_TLB 0b1 The Common event is implemented.	0b1
[5]	ID5	ID5 corresponds to Common event 0x0025, L1D_TLB 0b1 The Common event is implemented.	0b1
[4]	ID4	ID4 corresponds to Common event 0x0024, STALL_BACKEND 0b1 The Common event is implemented.	0b1
[3]	ID3	ID3 corresponds to Common event 0x0023, STALL_FRONTEND 0b1 The Common event is implemented.	0b1
[2]	ID2	ID2 corresponds to Common event 0x0022, BR_MIS_PRED_RETIRED 0b1 The Common event is implemented.	0b1
[1]	ID1	ID1 corresponds to Common event 0x0021, BR_RETIRED 0b1 The Common event is implemented.	0b1
[0]	ID0	ID0 corresponds to Common event 0x0020, L2D_CACHE_ALLOCATE 0b1 The Common event is implemented.	0b1

Access

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE24	PMCEID1	None

B.6.103 PMCEID2, Performance Monitors Common Event Identification register 2

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x4000 to 0x401F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

PMCEID2 is in the Core power domain.

External register PMCEID2 bits [31:0] are architecturally mapped to AArch64 System register [A.9.1 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0](#) on page 542 bits [63:32].

Attributes

Width

32

Component

PMU

Register offset

0xE28

Reset value

xxxx	1111	xxxx	1111	x0x1	111x	x111	xxxx
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-200: PMU_PMCEID2 bit assignments




Table B-440: PMCEID2 bit descriptions

Bits	Name	Description	Reset
[31:28]	RES0	Reserved	RES0
[27]	IDhi27	IDhi27 corresponds to Common event 0x401B, CTI_TRIGOUT7 0b1 The Common event is implemented.	0b1
[26]	IDhi26	IDhi26 corresponds to Common event 0x401A, CTI_TRIGOUT6 0b1 The Common event is implemented.	0b1
[25]	IDhi25	IDhi25 corresponds to Common event 0x4019, CTI_TRIGOUT5 0b1 The Common event is implemented.	0b1
[24]	IDhi24	IDhi24 corresponds to Common event 0x4018, CTI_TRIGOUT4 0b1 The Common event is implemented.	0b1
[23:20]	RES0	Reserved	RES0
[19]	IDhi19	IDhi19 corresponds to Common event 0x4013, TRCEXTOUT3 0b1 The Common event is implemented.	0b1
[18]	IDhi18	IDhi18 corresponds to Common event 0x4012, TRCEXTOUT2 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[17]	IDhi17	IDhi17 corresponds to Common event 0x4011, TRCEXTOUT1 0b1 The Common event is implemented.	0b1
[16]	IDhi16	IDhi16 corresponds to Common event 0x4010, TRCEXTOUT0 0b1 The Common event is implemented.	0b1
[15]	RES0	Reserved	RES0
[14]	IDhi14	IDhi14 corresponds to Common event 0x400E, TRB_TRIG 0b0 The Common event is not implemented, or not counted.	0b0
[13]	RES0	Reserved	RES0
[12]	IDhi12	IDhi12 corresponds to Common event 0x400C, TRB_WRAP 0b1 The Common event is implemented.	0b1
[11]	IDhi11	IDhi11 corresponds to Common event 0x400B, L3D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[10]	IDhi10	IDhi10 corresponds to Common event 0x400A, L2I_CACHE_LMISS 0b1 The Common event is implemented.	0b1
[9]	IDhi9	IDhi9 corresponds to Common event 0x4009, L2D_CACHE_LMISS_RD 0b1 The Common event is implemented.	0b1
[8:7]	RES0	Reserved	RES0
[6]	IDhi6	IDhi6 corresponds to Common event 0x4006, L1I_CACHE_LMISS 0b1 The Common event is implemented.	0b1
[5]	IDhi5	IDhi5 corresponds to Common event 0x4005, STALL_BACKEND_MEM 0b1 The Common event is implemented.	0b1
[4]	IDhi4	IDhi4 corresponds to Common event 0x4004, CNT_CYCLES 0b1 The Common event is implemented.	0b1

Bits	Name	Description	Reset
[3]	IDhi3	<p>IDhi3 corresponds to Common event 0x4003, SAMPLE_COLLISION</p> <p>0b1</p> <p>The Common event is implemented.</p> <p>This value applies when SPE.</p> <p>0b0</p> <p>The Common event is not implemented, or not counted.</p> <p>This value applies when !SPE.</p>	The reset values can be the following: 0b1, 0b0, respective to the value.
[2]	IDhi2	<p>IDhi2 corresponds to Common event 0x4002, SAMPLE_FILTRATE</p> <p>0b1</p> <p>The Common event is implemented.</p> <p>This value applies when SPE.</p> <p>0b0</p> <p>The Common event is not implemented, or not counted.</p> <p>This value applies when !SPE.</p>	The reset values can be the following: 0b1, 0b0, respective to the value.
[1]	IDhi1	<p>IDhi1 corresponds to Common event 0x4001, SAMPLE_FEED</p> <p>0b1</p> <p>The Common event is implemented.</p> <p>This value applies when SPE.</p> <p>0b0</p> <p>The Common event is not implemented, or not counted.</p> <p>This value applies when !SPE.</p>	The reset values can be the following: 0b1, 0b0, respective to the value.
[0]	IDhi0	<p>IDhi0 corresponds to Common event 0x4000, SAMPLE_POP</p> <p>0b1</p> <p>The Common event is implemented.</p> <p>This value applies when SPE.</p> <p>0b0</p> <p>The Common event is not implemented, or not counted.</p> <p>This value applies when !SPE.</p>	The reset values can be the following: 0b1, 0b0, respective to the value.

Access

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE28	PMCEID2	None

B.6.104 PMCEID3, Performance Monitors Common Event Identification register 3

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x4020 to 0x403F.

For more information about the Common events and the use of the PMCEIDn registers, see *The PMU event number space and common events* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

PMCEID3 is in the Core power domain.

External register PMCEID3 bits [31:0] are architecturally mapped to AArch64 System register [A.9.2 PMCEID1_ELO, Performance Monitors Common Event Identification Register 1](#) on page 550 bits [63:32].

Attributes

Width

32

Component

PMU

Register offset

0xE2C

Reset value

0000	0000	xx00	x000	xxxx	xxxx	x111	x111
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-201: PMU_PMCEID3 bit assignments




Table B-442: PMCEID3 bit descriptions

Bits	Name	Description	Reset
[31]	IDHi31	IDHi31 corresponds to Common event 0x403F, TME_FAILURE_WSET 0b0 The Common event is not implemented, or not counted.	0b0
[30]	IDHi30	IDHi30 corresponds to Common event 0x403E, TME_FAILURE_TLBI 0b0 The Common event is not implemented, or not counted.	0b0
[29]	IDHi29	IDHi29 corresponds to Common event 0x403D, TME_FAILURE_SIZE 0b0 The Common event is not implemented, or not counted.	0b0
[28]	IDHi28	IDHi28 corresponds to Common event 0x403C, TME_FAILURE_MEM 0b0 The Common event is not implemented, or not counted.	0b0
[27]	IDHi27	IDHi27 corresponds to Common event 0x403B, TME_FAILURE_IMP 0b0 The Common event is not implemented, or not counted.	0b0
[26]	IDHi26	IDHi26 corresponds to Common event 0x403A, TME_FAILURE_ERR 0b0 The Common event is not implemented, or not counted.	0b0
[25]	IDHi25	IDHi25 corresponds to Common event 0x4039, TME_FAILURE_NEST 0b0 The Common event is not implemented, or not counted.	0b0
[24]	IDHi24	IDHi24 corresponds to Common event 0x4038, TME_FAILURE_CNCL 0b0 The Common event is not implemented, or not counted.	0b0

Bits	Name	Description	Reset
[23:22]	RES0	Reserved	RES0
[21]	IDhi21	IDhi21 corresponds to Common event 0x4035, TME_CPU_CYCLES_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[20]	IDhi20	IDhi20 corresponds to Common event 0x4034, TME_INST_RETIRED_COMMITTED 0b0 The Common event is not implemented, or not counted.	0b0
[19]	RES0	Reserved	RES0
[18]	IDhi18	IDhi18 corresponds to Common event 0x4032, TME_TRANSACTION_FAILED 0b0 The Common event is not implemented, or not counted.	0b0
[17]	IDhi17	IDhi17 corresponds to Common event 0x4031, TCOMMIT_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[16]	IDhi16	IDhi16 corresponds to Common event 0x4030, TSTART_RETIRED 0b0 The Common event is not implemented, or not counted.	0b0
[15:7]	RES0	Reserved	RES0
[6]	IDhi6	IDhi6 corresponds to Common event 0x4026, MEM_ACCESS_CHECKED_WR 0b1 The Common event is implemented.	0b1
[5]	IDhi5	IDhi5 corresponds to Common event 0x4025, MEM_ACCESS_CHECKED_RD 0b1 The Common event is implemented.	0b1
[4]	IDhi4	IDhi4 corresponds to Common event 0x4024, MEM_ACCESS_CHECKED 0b1 The Common event is implemented.	0b1
[3]	RES0	Reserved	RES0
[2]	IDhi2	IDhi2 corresponds to Common event 0x4022, ST_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[1]	IDhi1	IDhi1 corresponds to Common event 0x4021, LD_ALIGN_LAT 0b1 The Common event is implemented.	0b1
[0]	IDhi0	IDhi0 corresponds to Common event 0x4020, LDST_ALIGN_LAT 0b1 The Common event is implemented.	0b1

Access

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accessibility

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Component	Offset	Instance	Range
PMU	0xE2C	PMCEID3	None

B.6.105 PMSSCR, PMU Snapshot Capture Register

Provides a mechanism for software to initiate a sample.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

PMU

Register offset

0xE30

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-202: PMU_PMSSCR bit assignments




Table B-444: PMSSCR bit descriptions

Bits	Name	Description	Reset
[31:1]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[0]	SS	Capture now. 0b0 Ignored. 0b1 Initiate a capture immediately.	x

Accessibility

Component	Offset	Instance	Range
PMU	0xE30	PMSSCR	None

B.6.106 PMMIR, Performance Monitors Machine Identification Register

Describes Performance Monitors parameters specific to the implementation.

Configurations

PMMIR is in the Core power domain.

Attributes

Width

32

Component

PMU

Register offset

0xE40

Reset value

xxxx	xxxx	0000	0000	0000	0000	0000	0101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-203: PMU_PMMIR bit assignments




Table B-446: PMMIR bit descriptions

Bits	Name	Description	Reset
[31:24]	RES0	Reserved	RES0
[23:20]	THWIDTH	PMU.PMEVTYPER<n>_ELO.TH width. Indicates implementation of the FEAT_PMUv3_TH feature, and, if implemented, the size of the PMU.PMEVTYPER<n>_ELO.TH field. 0b0000 FEAT_PMUv3_TH is not implemented.	0b0000
[19:16]	BUS_WIDTH	Bus width. Indicates the number of bytes each BUS_ACCESS event relates to. Encoded as Log ₂ (number of bytes), plus one. 0b0000 The information is not available.	0b0000
[15:8]	BUS_SLOTS	Bus count. The largest value by which the BUS_ACCESS event might increment in a single BUS_CYCLES cycle. 0b00000000 The largest value by which the BUS_ACCESS PMU event may increment in one cycle is 0.	0x00
[7:0]	SLOTS	Operation width. The largest value by which the STALL_SLOT event might increment in a single cycle. If the STALL_SLOT event is not implemented, this field might read as zero. 0b00000101 The largest value by which the STALL_SLOT PMU event may increment in one cycle is 5.	0x05

Accessibility

If the Core power domain is off or in a low-power state, access on this interface returns an Error.

Component	Offset	Instance	Range
PMU	0xE40	PMMIR	31:0

B.6.107 IMP_CPUPMPCCTL, PC Sample-based Profiling Control Register

Controls the PC Sample-based Profiling feature.

Configurations

IMP_CPUPMPCCTL is in the Core power domain.

Attributes

Width

64

Component


PMU

Register offset

0xE80

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xx10



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-204: PMU_IMP_CPUPMPCCTL bit assignments




Table B-448: IMP_CPUPMPCCTL bit descriptions

Bits	Name	Description	Reset
[63:2]	RES0	Reserved	RES0
[1]	IMP	Profiling enable implemented. 0b1 Profiling enable implemented. Access to this field is: RO	0b1
[0]	EN	PC Sample-based Profiling Enable. 0b0 PC Sample-based Profiling Disable. 0b1 PC Sample-based Profiling Enable.	0b0

Accessibility

Component	Offset	Instance	Range
PMU	0xE80	IMP_CPUPMPCCTL	None

B.6.108 PMDEVARCH, Performance Monitors Device Architecture register

Identifies the programmers' model architecture of the Performance Monitor component.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

PMU

Register offset

0xFBC

Reset value

0100 0111 0111 0000 0010 1010 0001 0110

Bit descriptions

Figure B-205: PMU_PMDEVARCH bit assignments




Table B-450: PMDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Defines the architecture of the component. For Performance Monitors, this is Arm Limited. Bits [31:28] are the JEP106 continuation code, 0x4. Bits [27:21] are the JEP106 ID code, 0x3B. 0b01000111011	0b01000111011
[20]	PRESENT	Indicates that the DEVARCH is present. 0b1	0b1
[19:16]	REVISION	Defines the architecture revision. For architectures defined by Arm this is the minor revision. For Performance Monitors, the revision defined by Armv8 is 0x0. All other values are reserved. 0b0000	0b0000
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. 0b0010 Performance Monitors Extension version 3, PMUv3. All other values are reserved. PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHVER is PMDEVARCH.ARCHID[15:12].	0b0010

Bits	Name	Description	Reset
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. 0b101000010110 Armv8-A PE performance monitors. PMDEVARCH.ARCHVER and PMDEVARCH.ARCHPART are also defined as a single field, PMDEVARCH.ARCHID, so that PMDEVARCH.ARCHPART is PMDEVARCH.ARCHID[11:0].	0xA16

Accessibility

Component	Offset	Instance	Range
PMU	0xFBC	PMDEVARCH	None

B.6.109 PMDEVID, Performance Monitors Device ID register

Provides information about features of the Performance Monitors implementation.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain.

If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required from Armv8.2 and in any implementation that includes FEAT_PCSRv8p2. Otherwise, its location is RES0.



Note

Before Armv8.2, the PC Sample-based Profiling Extension can be implemented in the external debug register space, as indicated by the value of ext-EDDEVID.PCSample.

Attributes

Width

32

Component

PMU

Register offset

0xFC8

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-206: PMU_PMDEVID bit assignments




Table B-452: PMDEVID bit descriptions

Bits	Name	Description	Reset
[31:4]	RES0	Reserved	RES0
[3:0]	PCSample	Indicates the level of PC Sample-based Profiling support using Performance Monitors registers. Defined values are: 0b0001 PC Sample-based Profiling Extension is implemented in the Performance Monitors register space.	0b0001

Accessibility

Component	Offset	Instance	Range
PMU	0xFC8	PMDEVID	None

B.6.110 PMDEVTYPE, Performance Monitors Device Type register

Indicates to a debugger that this component is part of a PE's performance monitor interface.

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

Attributes

Width

32

Component

PMU


Register offset

0xFCC

Reset value

xxxx xxxx xxxx xxxx xxxx xxxx 0001 0110

312723191511730



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-207: PMU_PMDEVTYPE bit assignments




Table B-454: PMDEVTYPE bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SUB	Subtype. Indicates this is a component within a PE. 0b0001	0b0001
[3:0]	MAJOR	Major type. Indicates this is a performance monitor component. 0b0110	0b0110

Accessibility

Component	Offset	Instance	Range
PMU	0xFCC	PMDEVTYPE	None

B.6.111 PMPIDR4, Performance Monitors Peripheral Identification Register 4

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width
32

Component
PMU

Register offset
0xFD0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-208: PMU_PMPIDR4 bit assignments




Table B-456: PMPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000	0b0000
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Instance	Range
PMU	0xFD0	PMPIDR4	None

B.6.112 PMPIDR0, Performance Monitors Peripheral Identification Register 0

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width
32

Component
PMU

Register offset
0xFE0

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-209: PMU_PMPIDR0 bit assignments




Table B-458: PMPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:0]	PART_0	Part number, least significant byte. 0b10001011 C1-Pro	0x8B

Accessibility

Component	Offset	Instance	Range
PMU	0xFE0	PMPIDR0	None

B.6.113 PMPIDR1, Performance Monitors Peripheral Identification Register 1

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE4

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	1101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-210: PMU_PMPIDR1 bit assignments



Table B-460: PMPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, most significant nibble. 0b1101 C1-Pro	0b1101

Accessibility

Component	Offset	Instance	Range
PMU	0xFE4	PMPIDR1	None

B.6.114 PMPIDR2, Performance Monitors Peripheral Identification Register 2

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFE8

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-211: PMU_PMPIDR2 bit assignments




Table B-462: PMPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0001 r1p2	0b0001
[3]	JEDEC	Indicates a JEP106 identity code is used. 0b1	0b1
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Instance	Range
PMU	0xFE8	PMPIDR2	None

B.6.115 PMPIDR3, Performance Monitors Peripheral Identification Register 3

Provides information to identify a Performance Monitor component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32


Component

PMU

Register offset

0xFEC

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-212: PMU_PMPIDR3 bit assignments




Table B-464: PMPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using PMU.PMPIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0010 r1p2	0b0010
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
PMU	0xFEC	PMPIDR3	None

B.6.116 PMCIDR0, Performance Monitors Component Identification Register 0

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF0

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	1101
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-213: PMU_PMCIDR0 bit assignments




Table B-466: PMCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Preamble. 0b00001101	0x0D

Accessibility

Component	Offset	Instance	Range
PMU	0xFF0	PMCIDR0	None

B.6.117 PMCIDR1, Performance Monitors Component Identification Register 1

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32

Component

PMU

Register offset

0xFF4

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1001	0000
31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-214: PMU_PMCIDR1 bit assignments



Table B-468: PMCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	Component class. 0b1001 CoreSight component. Other values are defined by the CoreSight Architecture. This field reads as 0x9.	0b1001
[3:0]	PRMBL_1	Preamble. RAZ . 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
PMU	0xFF4	PMCIDR1	None

B.6.118 PMCIDR2, Performance Monitors Component Identification Register 2

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width

32


Component

PMU

Register offset

0xFF8

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-215: PMU_PMCIDR2 bit assignments




Table B-470: PMCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Preamble. 0b00000101	0x05

Accessibility

Component	Offset	Instance	Range
PMU	0xFF8	PMCIDR2	None

B.6.119 PMCIDR3, Performance Monitors Component Identification Register 3

Provides information to identify a Performance Monitor component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

Width
32

Component
PMU

Register offset
0xFFC

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-216: PMU_PMCIDR3 bit assignments




Table B-472: PMCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Preamble. 0b10110001	0xB1

Accessibility

Component	Offset	Instance	Range
PMU	0xFFC	PMCIDR3	None

B.7 External RAS registers summary

The following summary table provides an overview of all memory-mapped RAS registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-474: RAS registers summary

Offset	Name	Reset	Width	Description
0x0	ERROFR	See individual bit resets.	64-bit	Error Record <n> Feature Register
0x8	ERROCTLR	See individual bit resets.	64-bit	Error Record <n> Control Register
0x10	ERROSTATUS	See individual bit resets.	64-bit	Error Record <n> Primary Status Register
0x20	ERROMISCO	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 0
0x28	ERROMISC1	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 1
0x30	ERROMISC2	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 2
0x38	ERROMISC3	See individual bit resets.	64-bit	Error Record <n> Miscellaneous Register 3
0x800	ERROPFGF	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Feature Register
0x808	ERROPFGCTL	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Control Register
0x810	ERROPFGCDN	See individual bit resets.	64-bit	Error Record <n> Pseudo-fault Generation Countdown Register
0xE00	ERRGSR	See individual bit resets.	64-bit	Error Group Status Register
0xE10	ERRIIDR	See individual bit resets.	32-bit	Implementation Identification Register
0xFA8	ERRDEVAFF	See individual bit resets.	64-bit	Device Affinity Register
0xFBC	ERRDEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC8	ERRDEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	ERRPIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	ERRPIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	ERRPIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	ERRPIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	ERRPIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	ERRCIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	ERRCIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	ERRCIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	ERRCIDR3	See individual bit resets.	32-bit	Component Identification Register 3

B.7.1 ERROFR, Error Record <n> Feature Register

Defines whether error record 0 is the first record owned by a node:

- If error record 0 is the first error record owned by a node, then ERROFR.ED is not 0b00.

- If error record 0 is not the first error record owned by a node, then ERROFR.ED is 0b00.

If error record 0 is the first record owned by the node, defines which of the common architecturally-defined features are implemented by the node and, of the implemented features, which are software programmable.

Configurations

This register is available in all configurations.

Attributes

Width

64

Component

RAS

Register offset

0x0

Access type

RO

Reset value

xxxx	xxxx	x101	0001	xxxx	xxxx	xxxx	xxxx	1xxx	xx00	0001	0000	1010	1001	1010	xx10
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-217: EXT_ERROFR bit assignments




Table B-475: ERROFR bit descriptions

Bits	Name	Description	Reset
[63:55]	RES0	Reserved	RES0
[54:53]	CE	Corrected Error recording. Describes the types of Corrected errors the node can record, if any. 0b10 Records only non-specific Corrected errors. That is, Corrected errors recorded by setting ext-ERROSTATUS.CE to 0b10.	0b10
[52]	DE	Deferred Error recording. Describes whether the node supports recording Deferred errors. 0b1 Records Deferred errors.	0b1
[51]	UEO	Latent or Restartable Error recording. Describes whether the node supports recording Latent or Restartable errors. 0b0 Does not record Latent or Restartable errors.	0b0
[50]	UER	Signaled or Recoverable Error recording. Describes whether the node supports recording Signaled or Recoverable errors. 0b0 Does not record Signaled or Recoverable errors.	0b0
[49]	UEU	Unrecoverable Error recording. Describes whether the node supports recording Unrecoverable errors. 0b0 Does not record Unrecoverable errors.	0b0
[48]	UC	Uncontainable Error recording. Describes whether the node supports recording Uncontainable errors. 0b1 Records Uncontainable errors.	0b1
[47:32]	RES0	Reserved	RES0
[31]	FRX	Feature Register extension. Defines whether ext-ERROFR[63:48] are architecturally defined. 0b1 ext-ERROFR[63:48] are defined by the architecture.	0b1
[30:26]	RES0	Reserved	RES0
[25:24]	TS	Timestamp Extension. Indicates whether, for each error record <m> owned by this node, ERR<m>MISC3 is used as the timestamp register, and, if it is, the timebase used by the timestamp. 0b00 Does not support a timestamp register. All other values are reserved.	0b00
[23:22]	CI	Critical error interrupt. Indicates whether the critical error interrupt and associated controls are implemented by the node. 0b00 Does not support the critical error interrupt. ext-ERROCTL.R.CI is RES0 . All other values are reserved.	0b00

Bits	Name	Description	Reset
[21:20]	INJ	<p>Fault Injection Extension. Indicates whether the Common Fault Injection Model Extension is implemented by the node.</p> <p>0b01</p> <p>Supports the Common Fault Injection Model Extension. See ext-ERROPFGF for more information.</p> <p>All other values are reserved.</p>	0b01
[19:18]	CEO	<p>Corrected Error overwrite. Indicates the behavior of the node when a second or subsequent Corrected error is recorded and a first Corrected error has previously been recorded by an error record <m> owned by the node.</p> <p>0b00</p> <p>Keeps the previous error syndrome.</p> <p>All other values are reserved.</p> <p>The second or subsequent Corrected error is counted by the Corrected error counter, regardless of the value of this field. If counting the error causes unsigned overflow of the counter, then ERR<m>STATUS.OF is set to 1.</p> <p>This means that, if no other error is subsequently recorded that overwrites the syndrome:</p> <ul style="list-style-type: none"> • If ERROFR.CEO is 0b00, the error record holds the syndrome for the first recorded Corrected error. • If ERROFR.CEO is 0b01, the error record holds the syndrome for the most recently recorded Corrected error before the counter overflows. 	0b00
[17:16]	DUI	<p>Error recovery interrupt for deferred errors control. Indicates whether the enabling and disabling of error recovery interrupts on deferred errors is supported by the node.</p> <p>0b00</p> <p>Does not support the enabling and disabling of error recovery interrupts on deferred errors. ext-ERROCTL.DUI is RES0.</p> <p>All other values are reserved.</p>	0b00
[15]	RP	<p>Repeat counter. Indicates whether the node implements a second Corrected error counter in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors.</p> <p>0b1</p> <p>Implements a first (repeat) counter and a second (other) counter in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors. The repeat counter is the same size as the primary error counter.</p>	0b1
[14:12]	CEC	<p>Corrected Error Counter. Indicates whether the node implements the standard Corrected error counter mechanisms in ERR<m>MISCO for each error record <m> owned by the node that can record countable errors.</p> <p>0b010</p> <p>Implements an 8-bit Corrected error counter in ERR<m>MISCO[39:32] for each error record <m> owned by the node that can record countable errors.</p> <p>All other values are reserved.</p> <p>Note: Implementations might include other error counter models, or might include the standard model and not indicate this in ERROFR.</p>	0b010

Bits	Name	Description	Reset
[11:10]	CFI	Fault handling interrupt for corrected errors control. Indicates whether the enabling and disabling of fault handling interrupts on corrected errors is supported by the node. 0b10 Enabling and disabling of fault handling interrupts on corrected errors is supported and controllable using ext-ERR0CTLR.CFI. All other values are reserved.	0b10
[9:8]	UE	In-band error reponse (External Abort). Indicates whether the in-band error response and associated controls are implemented by the node. 0b01 In-band error response is supported and always enabled. ext-ERR0CTLR.UE is RES0 .	0b01
[7:6]	FI	Fault handling interrupt. Indicates whether the fault handling interrupt and associated controls are implemented by the node. 0b10 Fault handling interrupt is supported and controllable using ext-ERR0CTLR.FI.	0b10
[5:4]	UI	Error recovery interrupt for uncorrected errors. Indicates whether the error handling interrupt and associated controls are implemented by the node. 0b10 Error handling interrupt is supported and controllable using ext-ERR0CTLR.UI.	0b10
[3:2]	RES0	Reserved	RES0
[1:0]	ED	Error reporting and logging. Indicates error record <n> is the first record owned the node, and whether the node implements the controls for enabling and disabling error reporting and logging. 0b10 Error reporting and logging is controllable using ext-ERR0CTLR.ED. All other values are reserved.	0b10

Accessibility

Component	Offset	Instance	Range
RAS	0x0	ERR0FR	None

This interface is accessible as follows:

RO

B.7.2 ERR0CTLR, Error Record <n> Control Register

The error control register contains enable bits for the node that writes to this record:

- Enabling error detection and correction.
- Enabling the critical error, error recovery, and fault handling interrupts.
- Enabling in-band error response for uncorrected errors.

For each bit, if the node does not support the feature, then the bit is **RES0**. The definition of each record is IMPLEMENTATION DEFINED.

Configurations

ext-ERR0FR contains additional information about the node.

Attributes

Width

64

Component

RAS

Register offset

0x8

Access type

RW

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-218: EXT_ERR0CTLR bit assignments




Table B-477: ERR0CTLR bit descriptions

Bits	Name	Description	Reset
[63:9]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[8]	CFI	<p>Fault handling interrupt for Corrected errors enable.</p> <p>When ext-ERR0FR.CFI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled:</p> <ul style="list-style-type: none"> If the node implements Corrected error counters, then the fault handling interrupt is generated when a counter overflows and the overflow bit for the counter is set to 1. For more information, see ext-ERROMISCO. Otherwise, the fault handling interrupt is also generated for all errors recorded as Corrected error. <p>0b0 Fault handling interrupt not generated for Corrected errors.</p> <p>0b1 Fault handling interrupt generated for Corrected errors.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[7:4]	RES0	Reserved	RES0
[3]	FI	<p>Fault handling interrupt enable.</p> <p>When ext-ERR0FR.FI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled:</p> <ul style="list-style-type: none"> The fault handling interrupt is generated for all errors recorded as either Deferred error or Uncorrected error. If the fault handling interrupt for Corrected errors control is not implemented: <ul style="list-style-type: none"> If the node implements Corrected error counters, then the fault handling interrupt is also generated when a counter overflows and the overflow bit for the counter is set to 1. Otherwise, the fault handling interrupt is also generated for all errors recorded as Corrected error. <p>0b0 Fault handling interrupt disabled.</p> <p>0b1 Fault handling interrupt enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[2]	UI	<p>Uncorrected error recovery interrupt enable.</p> <p>When ext-ERR0FR.UI == 0b10, this control applies to errors arising from both reads and writes.</p> <p>When enabled, the error recovery interrupt is generated for all errors recorded as Uncorrected error.</p> <p>0b0 Error recovery interrupt disabled.</p> <p>0b1 Error recovery interrupt enabled.</p> <p>The interrupt is generated even if the error syndrome is discarded because the error record already records a higher priority error.</p>	x
[1]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[0]	ED	<p>Error reporting and logging enable. When disabled, the node behaves as if error detection and correction are disabled, and no errors are recorded or signaled by the node.</p> <p>0b0</p> <p>Error reporting disabled.</p> <p>0b1</p> <p>Error reporting enabled.</p> <p>This field is set to 0 on Cold reset</p>	x

Accessibility

Component	Offset	Instance	Range
RAS	0x8	ERROCTL	None

This interface is accessible as follows:

RW

B.7.3 ERROSTATUS, Error Record <n> Primary Status Register

Contains status information for error record 0, including:

- Whether any error has been detected (valid).
- Whether any detected error was not corrected, and returned to a Requester.
- Whether any detected error was not corrected and deferred.
- Whether an error record has been discarded because additional errors have been detected before the first error was handled by software (overflow).
- Whether any error has been reported.
- Whether the other error record registers contain valid information.
- Whether the error was reported because poison data was detected or because a corrupt value was detected by an error detection code.
- A primary error code.
- An **IMPLEMENTATION DEFINED** extended error code.

Within this register:

- ERROSTATUS.{AV, V, MV} are valid bits that define whether error record 0 registers are valid.
- ERROSTATUS.{UE, OF, CE, DE, UET} encode the types of error or errors recorded.
- ERROSTATUS.{CI, ER, PN, IERR, SERR} are syndrome fields.

Configurations

ERRFRPFGF[FirstRecordOfNode(n)] describes the features implemented by the node that owns error record 0. FirstRecordOfNode(n) is the index of the first error record owned by the same node as error record 0. If the node owns a single record then FirstRecordOfNode(n) = n.

For IMPLEMENTATION DEFINED fields in ERROSTATUS, writing zero returns the error record to an initial quiescent state.

In particular, if any IMPLEMENTATION DEFINED syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, nonzero, and ignore writes are compliant with this requirement.



Arm recommends that any IMPLEMENTATION DEFINED syndrome field that can generate a Fault Handling, Error Recovery, Critical, or IMPLEMENTATION DEFINED, interrupt request is disabled at Cold reset and is enabled by software writing an IMPLEMENTATION DEFINED nonzero value to an IMPLEMENTATION DEFINED field in ERRCTLR[FirstRecordOfNode(n)].

Attributes

Width

64

Component

RAS

Register offset

0x10

Access type

inconsistent

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	x0xx	x0xx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-219: EXT_ERR0STATUS bit assignments




Table B-479: ERR0STATUS bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	V	Status Register Valid. 0b0 ERR0STATUS not valid. 0b1 ERR0STATUS valid. At least one error has been recorded. Access to this field is: W1C	0b0
[29]	UE	Uncorrected Error. 0b0 No errors have been detected, or all detected errors have been either corrected or deferred. 0b1 At least one detected error was not corrected and not deferred. When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero. When ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI Otherwise Access to this field is: W1C	x

Bits	Name	Description	Reset
[28]	ER	<p>Error Reported.</p> <p>0b0</p> <p>No in-band error response (External abort) signaled to the Requester making the access or other transaction.</p> <p>0b1</p> <p>An in-band error response was signaled by the component to the Requester making the access or other transaction. This can be because any of the following are true:</p> <ul style="list-style-type: none"> The ERRCTLR[FirstRecordOfNode(n)].UE field, or applicable one of the ERRCTLR[FirstRecordOfNode(n)].{WUE, RUE} fields, is implemented and was 1 when an error was detected and not corrected. The ERRCTLR[FirstRecordOfNode(n)].{WUE, RUE, UE} fields are not implemented and the component always reports errors. <p>Note: An in-band error response signaled by the component might be masked and not generate any exception.</p> <p>It is IMPLEMENTATION DEFINED whether an uncorrected error that is deferred and recorded as a Deferred error, but is not deferred to the Requester, can signal an in-band error response to the Requester, causing this field to be set to 1.</p> <p>When ERROSTATUS.V == 0 or ERROSTATUS.[DE,UE] == 0b00 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[27]	OF	<p>Overflow.</p> <p>Indicates that multiple errors have been detected. This field is set to 1 when one of the following occurs:</p> <ul style="list-style-type: none"> A Corrected error counter is implemented, an error is counted, and the counter overflows. ERROSTATUS.V was previously 1, a Corrected error counter is not implemented, and a Corrected error is recorded. ERROSTATUS.V was previously 1, and a type of error other than a Corrected error is recorded. <p>Otherwise, this field is unchanged when an error is recorded.</p> <p>If a Corrected error counter is implemented, then:</p> <ul style="list-style-type: none"> A direct write that modifies the counter overflow flag indirectly might set this field to an UNKNOWN value. A direct write to this field that clears this field to zero might indirectly set the counter overflow flag to an UNKNOWN value. <p>0b0</p> <p>Since this field was last cleared to zero, no error syndrome has been discarded and, if a Corrected error counter is implemented, it has not overflowed.</p> <p>0b1</p> <p>Since this field was last cleared to zero, at least one error syndrome has been discarded or, if a Corrected error counter is implemented, it might have overflowed.</p> <p>When clearing ERROSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERROSTATUS.V == 0</p> <p>Access to this field is: UNKNOWN/WI</p> <p>Otherwise</p> <p>Access to this field is: W1C</p>	x
[26]	MV	<p>Miscellaneous Registers Valid.</p> <p>0b0</p> <p>ERRORMISC<m> not valid.</p> <p>0b1</p> <p>The contents of the ERRORMISC<m> registers contain additional information for an error recorded by this record.</p> <p>Note:</p> <p>If the ERRORMISC<m> registers can contain additional information for a previously recorded error, then the contents must be self-describing to software or a user. For example, certain fields might relate only to Corrected errors, and other fields only to the most recent error that was not discarded.</p> <p>Access to this field is: W1C</p>	0b0

Bits	Name	Description	Reset
[25:24]	CE	<p>Corrected Error.</p> <p>0b00 No errors were corrected.</p> <p>0b10 At least one error was corrected.</p> <p>The mechanism by which a component or node detects whether a Corrected error is transient or persistent is IMPLEMENTATION DEFINED. If no such mechanism is implemented, then the node sets this field to 0b10 when a corrected error is recorded.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</p> <p>When ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[23]	DE	<p>Deferred Error.</p> <p>0b0 No errors were deferred.</p> <p>0b1 At least one error was not corrected and deferred.</p> <p>Support for deferring errors is IMPLEMENTATION DEFINED.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERR0STATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[22]	PN	<p>Poison.</p> <p>0b0 Uncorrected error or Deferred error recorded because a corrupt value was detected, for example, by an error detection code (EDC), or Corrected error recorded.</p> <p>0b1 Uncorrected error or Deferred error recorded because a poison value was detected.</p> <p>When clearing ERR0STATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERR0STATUS.V == 0 or ERR0STATUS.[DE,UE] == 0b00 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x

Bits	Name	Description	Reset
[21:20]	UET	<p>Uncorrected Error Type. Describes the state of the component after detecting or consuming an Uncorrected error.</p> <p>0b00 Uncorrected error, Uncontainable error (UC).</p> <p>0b01 Uncorrected error, Unrecoverable error (UEU).</p> <p>0b10 Uncorrected error, Latent or Restartable error (UEO).</p> <p>0b11 Uncorrected error, Signaled or Recoverable error (UER).</p> <p>UER can mean either Signaled or Recoverable error, and UEO can mean either Latent or Restartable error.</p> <p>When clearing ERRSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write ones to this field to clear this field to zero.</p> <p>When ERRSTATUS.V == 0 or ERRSTATUS.UE == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	xx
[19]	CI	<p>Critical Error. Indicates whether a critical error condition has been recorded.</p> <p>0b0 No critical error condition.</p> <p>0b1 Critical error condition.</p> <p>When clearing ERRSTATUS.V to 0, if this field is nonzero, then Arm recommends that software write 1 to this field to clear this field to zero.</p> <p>When ERRSTATUS.V == 0 Access to this field is: UNKNOWN/WI</p> <p>Otherwise Access to this field is: W1C</p>	x
[18:5]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[4:0]	SERR	<p>Architecturally-defined primary error code. The primary error code might be used by a fault handling agent to triage an error without requiring device-specific code. For example, to count and threshold corrected errors in software, or generate a short log entry.</p> <p>0b00000 No error.</p> <p>0b00010 Data value from (non-associative) internal memory. For example, ECC from on-chip SRAM or buffer.</p> <p>0b00110 Data value from associative memory. For example, ECC error on cache data.</p> <p>0b00111 Address/control value from associative memory. For example, ECC error on cache tag.</p> <p>0b01000 Data value from a TLB. For example, ECC error on TLB data.</p> <p>0b01001 Address/control value from a TLB. For example, ECC error on TLB tag</p> <p>0b10010 Error response from Completer of access. For example, error response from cache write-back.</p> <p>0b11000 Deferred error from Requester passed through. For example, poisoned data received from the Requester of an access and deferred to the Completer.</p> <p>All other values are reserved.</p> <p>This field is not valid and reads UNKNOWN if ERROSTATUS.V == 0b0.</p>	5{x}

Access

ERROSTATUS.{AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} are write-one-to-clear (W1C) fields, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. ERROSTATUS.{IERR, SERR} are read/write (RW) fields, although the set of implemented valid values is **IMPLEMENTATION DEFINED**. See also ext-ERROPFGF.SYN.

After reading ERROSTATUS, software must clear the valid fields in the register to allow new errors to be recorded. However, between reading the register and clearing the valid fields, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

- Writes to ERROSTATUS.{UE, DE, CE} are ignored if ERROSTATUS.OF is 1 and is not being cleared to 0.
- Writes to ERROSTATUS.V are ignored if any of ERROSTATUS.{UE, DE, CE} are nonzero and are not being cleared to zero.
- Writes to ERROSTATUS.{AV, MV} and the ERROSTATUS.{ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority nonzero error status field is not being cleared to zero. The error status fields in priority order from highest to lowest, are ERROSTATUS.UE, ERROSTATUS.DE, and ERROSTATUS.CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of ERROSTATUS.{V, UE, OF, CE, DE} are nonzero before the write.
- The write does not clear the nonzero ERROSTATUS.{V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERROSTATUS are also defined as **UNKNOWN** where certain combinations of ERROSTATUS.{V, DE, UE} are zero. The rules for writes to ERROSTATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERROSTATUS when ERROSTATUS.V is 1 results in either ERROSTATUS.V field being cleared to zero, or ERROSTATUS.V not changing. Since all fields in ERROSTATUS, other than ERROSTATUS.{AV, V, MV}, usually read as **UNKNOWN** values when ERROSTATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid fields in the register to allow new errors to be recorded, Arm recommends that software performs the following sequence of operations in order:

1. Read ERROSTATUS and determine which fields need to be cleared to zero.
2. In a single write to ERROSTATUS:
 - Write ones to all the W1C fields that are nonzero in the read value.
 - Write zero to all the W1C fields that are zero in the read value.
 - Write zero to all the RW fields.
3. Read back ERROSTATUS after the write to confirm no new fault has been recorded.

Otherwise, these fields might not have the correct value when a new fault is recorded.

Accessibility

ERROSTATUS.{AV, V, UE, ER, OF, MV, CE, DE, PN, UET, CI} are write-one-to-clear (W1C) fields, meaning writes of zero are ignored, and a write of one or all-ones to the field clears the field to zero. ERROSTATUS.{IERR, SERR} are read/write (RW) fields, although the set of implemented valid values is IMPLEMENTATION DEFINED. See also ext-ERROPFGF.SYN.

After reading ERROSTATUS, software must clear the valid fields in the register to allow new errors to be recorded. However, between reading the register and clearing the valid fields, a new error might have overwritten the register. To prevent this error being lost by software, the register prevents updates to fields that might have been updated by a new error.

When RAS System Architecture v1.0 is implemented:

- Writes to ERROSTATUS.{UE, DE, CE} are ignored if ERROSTATUS.OF is 1 and is not being cleared to 0.
- Writes to ERROSTATUS.V are ignored if any of ERROSTATUS.{UE, DE, CE} are nonzero and are not being cleared to zero.

- Writes to ERROSTATUS.{AV, MV} and the ERROSTATUS.{ER, PN, UET, IERR, SERR} syndrome fields are ignored if the highest priority nonzero error status field is not being cleared to zero. The error status fields in priority order from highest to lowest, are ERROSTATUS.UE, ERROSTATUS.DE, and ERROSTATUS.CE.

When RAS System Architecture v1.1 is implemented, a write to the register is ignored if all of:

- Any of ERROSTATUS.{V, UE, OF, CE, DE} are nonzero before the write.
- The write does not clear the nonzero ERROSTATUS.{V, UE, OF, CE, DE} fields to zero by writing ones to the applicable field or fields.

Some of the fields in ERROSTATUS are also defined as UNKNOWN where certain combinations of ERROSTATUS.{V, DE, UE} are zero. The rules for writes to ERROSTATUS allow a node to implement such a field as a fixed read-only value.

For example, when RAS System Architecture v1.1 is implemented, a write to ERROSTATUS when ERROSTATUS.V is 1 results in either ERROSTATUS.V field being cleared to zero, or ERROSTATUS.V not changing. Since all fields in ERROSTATUS, other than ERROSTATUS.{AV, V, MV}, usually read as UNKNOWN values when ERROSTATUS.V is zero, this means those fields can be implemented as read-only if applicable.

To ensure correct and portable operation, when software is clearing the valid fields in the register to allow new errors to be recorded, Arm recommends that software performs the following sequence of operations in order:

- Read ERROSTATUS and determine which fields need to be cleared to zero.
- In a single write to ERROSTATUS:
 - Write ones to all the W1C fields that are nonzero in the read value.
 - Write zero to all the W1C fields that are zero in the read value.
 - Write zero to all the RW fields.
- Read back ERROSTATUS after the write to confirm no new fault has been recorded.

Otherwise, these fields might not have the correct value when a new fault is recorded.

Component	Offset	Instance	Range
RAS	0x10	ERROSTATUS	None

This interface is accessible as follows:

- When ERROSTATUS.V != 0 and ERROSTATUS.V is not being cleared to 0b0 in the same write**
RO
- When ERROSTATUS.UE != 0 and ERROSTATUS.UE is not being cleared to 0b0 in the same write**
RO
- When ERROSTATUS.OF != 0 and ERROSTATUS.OF is not being cleared to 0b0 in the same write**
RO

When ERR0STATUS.CE != 0b00 and ERR0STATUS.CE is not being cleared to 0b00 in the same write

RO

When ERR0STATUS.DE != 0 and ERR0STATUS.DE is not being cleared to 0b0 in the same write

RO

Otherwise

RW

B.7.4 ERR0MISC0, Error Record <n> Miscellaneous Register 0

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record 0 implements a standard format Corrected error counter or counters (ERRFR[FirstRecordOfNode(n)].CEC != 0b000), then it is **IMPLEMENTATION DEFINED** whether error record 0 can record countable errors, and:

- If error record 0 records countable errors, then ERR0MISC0 implements the standard format Corrected error counter or counters for error record 0.
- If error record 0 does not record countable errors, then it is recommended that the fields in ERR0MISC0 defined for the standard format counter or counters are **RES0**. That is, the fields behave like counters that never count.

Configurations

ERR)FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS

Register offset

0x20

Access type

Read

R

Write

W

Reset value

xxxx	xx00	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-220: EXT_ERR0MISC0 bit assignments




Table B-481: ERR0MISC0 bit descriptions

Bits	Name	Description	Reset
[63:58]	RES0	Reserved	RES0
[57]	SBE_BITPOS_VALID	Bit postion of a corrected error from a RAM protected by ECC Valid	0b0
[56:48]	SBE_BITPOS	Bit postion of a corrected error from a RAM protected by ECC	0b000000000
[47]	OFO	Sticky overflow bit, other. Set to 1 when ERR0MISC0.CECO is incremented and wraps through zero. 0b0 Other counter has not overflowed. 0b1 Other counter has overflowed. A direct write that modifies this bit might indirectly set ERR0STATUS.OF to an UNKNOWN value and a direct write to ERR0STATUS.OF that clears it to zero might indirectly set this bit to an UNKNOWN value. Unaffected by Warm reset.	0b0
[46:40]	CECO	Corrected error count, other. Incremented for each countable error that is not accounted for by incrementing ERR0MISC0.CECR. Unaffected by Warm reset.	0b0000000

Bits	Name	Description	Reset
[39]	OFR	<p>Sticky overflow bit, repeat. Set to 1 when ERRORMISCO.CECR is incremented and wraps through zero.</p> <p>0b0</p> <p>Repeat counter has not overflowed.</p> <p>0b1</p> <p>Repeat counter has overflowed.</p> <p>A direct write that modifies this bit might indirectly set ERROSTATUS.OF to an UNKNOWN value and a direct write to ERROSTATUS.OF that clears it to zero might indirectly set this bit to an UNKNOWN value.</p> <p>Unaffected by Warm reset.</p>	0b0
[38:32]	CECR	Corrected error count, repeat. Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome.	0b0000000
[31:28]	WAY	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L1 Data Cache]</p> <ul style="list-style-type: none"> Indicates which Tag RAM way or data RAM way detected the error. Upper 2 bits are unused. <p>[L2 TLB]</p> <ul style="list-style-type: none"> Indicates which RAM detected an error. The possible values are 0 (RAM 1) to 9 (RAM 10). <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which way detected the error. <p>[L2 Tag Cache]</p> <ul style="list-style-type: none"> Indicates which way detected the error. Upper 1 bit unused. <p>[L2 Data Cache]</p> <ul style="list-style-type: none"> Indicates which way detected the error. <p>Unaffected by Warm reset.</p>	0b0000
[27:25]	SUBBANK	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which subbank detected the error, valid for Instruction Data Cache. For Tag errors this field is zero. <p>Unaffected by Warm reset.</p>	0b000

Bits	Name	Description	Reset
[24:23]	BANK	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Cache]</p> <ul style="list-style-type: none"> Indicates which L2 bank detected the error. Upper 1 bit is unused. <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which bank detected the error, valid for Instruction Cache. Upper 1 bit is unused <p>Unaffected by Warm reset.</p>	0b00
[22:19]	SUBARRAY	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Cache]</p> <ul style="list-style-type: none"> Indicates which L2 data doubleword detected the error. Upper 1 bit is unused. <p>[L1 Data Cache]</p> <ul style="list-style-type: none"> Indicates for L1 Data RAM which word had the error detected. For L1 Tag RAMs which bank had the error (0b0000: bank0 , 0b0001: bank1) <p>[L2 TLB]</p> <ul style="list-style-type: none"> Indicates for L2 TLB RAM which word had the error detected. Upper 3 bits are unused. <p>Unaffected by Warm reset.</p>	0b0000
[18:6]	INDEX	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Tag Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Bits[n:6] are the index, n varies with the cache size. <p>[L2 Data Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Bits[n:6] are the index, n varies with the cache size. <p>[L1 Data Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Upper bits of the index are unused depending on the cache size <p>[L2 TLB]</p> <ul style="list-style-type: none"> Index of TLB RAM. Upper 4 bits are unused. <p>[L1 Instruction Cache]</p> <ul style="list-style-type: none"> Indicates which index detected the error. Upper bits of the index are unused depending on the cache size. <p>Unaffected by Warm reset.</p>	0b00000000000000

Bits	Name	Description	Reset
[5:4]	ARRAY	<p>The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <p>[L2 Cache]</p> <p>Indicates which array detected the error. The possible values are:</p> <ul style="list-style-type: none"> 0b00 L2 Tag RAM. 0b01 L2 Data RAM. 0b10 Transaction Queue RAM. <p>[L1 Data Cache]</p> <p>Indicates which array detected the error. The possible values are:</p> <ul style="list-style-type: none"> 00 LS Tag RAM 0. 01 LS Tag RAM 1. 10 LS Data RAM. 11 LS Tag RAM 2. <p>[L1 Instruction Cache]</p> <p>Indicates which array that detected the error, Data Array has higher priority. The possible values are:</p> <ul style="list-style-type: none"> 0b00 Tag. 0b01 Data. <p>Unaffected by Warm reset.</p>	0b00
[3:0]	UNIT	<p>Indicates the unit which detected the error. The possible values are:</p> <p>0b0001 L1 Instruction Cache.</p> <p>0b0010 L2 TLB.</p> <p>0b0100 L1 Data Cache.</p> <p>0b1000 L2 Cache.</p>	0b0000


Access

Reads from ERRORMISC0 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERR0STATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



Note

These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.


Accessibility

Reads from ERR0MISC0 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERROSTATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



Note

These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
RAS	0x20	ERR0MISC0	None

This interface is accessible as follows:

RW

B.7.5 ERR0MISC1, Error Record <n> Miscellaneous Register 1

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.

- Other state information not present in the corresponding status and address registers.

Configurations

ERR)FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS

Register offset

0x28

Access type


Read

R

Write

W

Reset value



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-221: EXT_ERR0MISC1 bit assignments




Table B-483: ERR0MISC1 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

Reads from ERR0MISC1 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERROSTATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Accessibility

Reads from ERR0MISC1 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERROSTATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
RAS	0x28	ERR0MISC1	None

This interface is accessible as follows:

RW

B.7.6 ERR0MISC2, Error Record <n> Miscellaneous Register 2

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

Configurations

ERR)FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS

Register offset

0x30

Access type

Read

R

Write

W

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3 0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-222: EXT_ERRORMISC2 bit assignments




Table B-485: ERRORMISC2 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

Reads from ERRORMISC2 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERROSTATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Accessibility

Reads from ERRORMISC2 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERROSTATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.

- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
RAS	0x30	ERR0MISC2	None

This interface is accessible as follows:

RW

B.7.7 ERR0MISC3, Error Record <n> Miscellaneous Register 3

IMPLEMENTATION DEFINED error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record n supports the RAS Timestamp Extension (ERRFR[FirstRecordOfNode(n)].TS != 0b00), then ERR0MISC3 contains the timestamp value for error record n when the error was detected. Otherwise the contents of ERR0MISC3 are **IMPLEMENTATION DEFINED**.

Configurations

ERR)FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS

Register offset

0x38

Access type


Read

R

Write

W

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-223: EXT_ERR0MISC3 bit assignments




Table B-487: ERR0MISC3 bit descriptions

Bits	Name	Description	Reset
[63:0]	RES0	Reserved	RES0

Access

Reads from ERR0MISC3 return an **IMPLEMENTATION DEFINED** value and writes have **IMPLEMENTATION DEFINED** behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERR0STATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERR0STATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Accessibility

Reads from ERRORMISC3 return an IMPLEMENTATION DEFINED value and writes have IMPLEMENTATION DEFINED behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and ERRPFGF[FirstRecordOfNode(n)].MV is 1, then some parts of this register are read/write when ext-ERROSTATUS.MV is 0. See ext-ERR0PFGF.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When ext-ERROSTATUS.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.



These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

Component	Offset	Instance	Range
RAS	0x38	ERRORMISC3	None

This interface is accessible as follows:

RW

B.7.8 ERR0PFGF, Error Record <n> Pseudo-fault Generation Feature Register

Defines which common architecturally-defined fault generation features are implemented.

Configurations

ext-ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS

Register offset

0x800

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	xxx1	xxxx	xxxx	xxxx
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	3	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-224: EXT_ERRORPGF bit assignments




Table B-489: ERRORPGF bit descriptions

Bits	Name	Description	Reset
[63:31]	RES0	Reserved	RES0
[30]	R	Restartable. Support for Error Generation Counter restart mode. 0b1 Error Generation Counter restart mode is implemented and is controlled by ext-ERRORPGFCTL.R. ext-ERRORPGFCTL.R is a read/write field.	x
[29]	SYN	Syndrome. Fault syndrome injection. 0b1 When an injected error is recorded, the node does not update the ext-ERROSTATUS.{IERR, SERR} fields. ext-ERROSTATUS.{IERR, SERR} are writable when ext-ERROSTATUS.V is 0. Note: If ERRORPGF.SYN is 1 then software can write specific values into the ext-ERROSTATUS.{IERR, SERR} fields when setting up a fault injection event. The sets of values that can be written to these fields is IMPLEMENTATION DEFINED .	x
[28]	NA	No access required. Defines whether this component fakes detection of the error on an access to the component or spontaneously in the fault injection state. 0b1 The component fakes detection of the error spontaneously in the fault injection state.	x
[27:13]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[12]	MV	<p>Miscellaneous syndrome.</p> <p>Additional syndrome injection. Defines whether software can control all or part of the syndrome recorded in the ERR<n>MISC<m> registers when an injected error is recorded.</p> <p>0b1</p> <p>When an injected error is recorded, the node does not update ext-ERR0MISCO and ext-ERROSTATUS.MV is set to ext-ERROPFGCTL.MV.</p> <p>ext-ERROPFGCTL.MV is a read/write field.</p>	0b1
[11]	AV	<p>Address syndrome. Defines whether software can control the address recorded in ext-ERROADDR when an injected error is recorded.</p> <p>0b1</p> <p>When an injected error is recorded, the node does not update ext-ERROADDR and does one of:</p> <ul style="list-style-type: none"> Sets ext-ERROSTATUS.AV to ext-ERROPFGCTL.AV. ext-ERROPFGCTL.AV is a read/write field. Sets ext-ERROSTATUS.AV to 1. ext-ERROPFGCTL.AV is RAO/WI. <p>ext-ERROADDR is writable when ext-ERROSTATUS.AV is 0.</p> <p>If ERROPFGF.AV is 1 then software can write a specific address value into ext-ERROADDR when setting up a fault injection event.</p>	x
[10]	PN	<p>Poison flag. Describes how the fault generation feature of the node sets the ext-ERROSTATUS.PN status flag.</p> <p>0b0</p> <p>When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ext-ERROSTATUS.PN to 1. ext-ERROPFGCTL.PN is RES0.</p> <p>This behavior replaces the architecture-defined rules for setting the ext-ERROSTATUS.PN bit.</p>	x
[9]	ER	<p>Error Reported flag. Describes how the fault generation feature of the node sets the ext-ERROSTATUS.ER status flag.</p> <p>0b1</p> <p>When an injected error is recorded, ext-ERROSTATUS.ER is set to ext-ERROPFGCTL.ER. This behavior replaces the architecture-defined rules for setting the ER bit. ext-ERROPFGCTL.ER is a read/write field.</p>	x
[8]	CI	<p>Critical Error flag. Describes how the fault generation feature of the node sets the ext-ERROSTATUS.CI status flag.</p> <p>0b0</p> <p>When an injected error is recorded, it is IMPLEMENTATION DEFINED whether the node sets ext-ERROSTATUS.CI to 1. ext-ERROPFGCTL.CI is RES0.</p> <p>This behavior replaces the architecture-defined rules for setting the ext-ERROSTATUS.CI bit.</p>	x
[7:6]	CE	<p>Corrected Error generation. Describes the types of Corrected error that the fault generation feature of the node can generate.</p> <p>0b01</p> <p>The fault generation feature of the node allows generation of a non-specific Corrected error, that is, a Corrected error that is recorded by setting ext-ERROSTATUS.CE to 0b10. ext-ERROPFGCTL.CE is a read/write field. The values 0b10 and 0b11 in ext-ERROPFGCTL.CE are reserved.</p> <p>All other values are reserved.</p> <p>If ext-ERROFR.FRX is 1 then ext-ERROFR.CE indicates whether the node supports this type of error.</p>	xx

Bits	Name	Description	Reset
[5]	DE	Deferred Error generation. Describes whether the fault generation feature of the node can generate Deferred errors. 0b1 The fault generation feature of the node allows generation of Deferred errors. ext-ERR0PFGCTL.DE is a read/write field. If ext-ERR0FR.FRX is 1 then ext-ERR0FR.DE indicates whether the node supports this type of error.	x
[4]	UEO	Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate Latent or Restartable errors. 0b0 The fault generation feature of the node does not generate Latent or Restartable errors. ext-ERR0PFGCTL.UEO is RES0 . If ext-ERR0FR.FRX is 1 then ext-ERR0FR.UEO indicates whether the node supports this type of error.	x
[3]	UER	Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate Signaled or Recoverable errors. 0b0 The fault generation feature of the node does not generate Signaled or Recoverable errors. ext-ERR0PFGCTL.UER is RES0 . If ext-ERR0FR.FRX is 1 then ext-ERR0FR.UER indicates whether the node supports this type of error.	x
[2]	UEU	Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate Unrecoverable errors. 0b0 The fault generation feature of the node does not generate Unrecoverable errors. ext-ERR0PFGCTL.UEU is RES0 . If ext-ERR0FR.FRX is 1 then ext-ERR0FR.UEU indicates whether the node supports this type of error.	x
[1]	UC	Uncontainable Error generation. Describes whether the fault generation feature of the node can generate Uncontainable errors. 0b1 The fault generation feature of the node allows generation of Uncontainable errors. ext-ERR0PFGCTL.UC is a read/write field. If ext-ERR0FR.FRX is 1 then ext-ERR0FR.UC indicates whether the node supports this type of error.	x
[0]	OF	Overflow flag. Describes how the fault generation feature of the node sets the ext-ERR0STATUS.OF status flag. 0b1 When an injected error is recorded, ext-ERR0STATUS.OF is set to ext-ERR0PFGCTL.OF. This behavior replaces the architecture-defined rules for setting the OF bit. ext-ERR0PFGCTL.OF is a read/write field.	x

Accessibility

Component	Offset	Instance	Range
RAS	0x800	ERR0PFGF	None

This interface is accessible as follows:

RO

B.7.9 ERR0PFGCTL, Error Record <n> Pseudo-fault Generation Control Register

Enables controlled fault generation.

Configurations

ext-ERR0PFGF describes the Common Fault Injection features implemented by the node.

ext-ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS


Register offset

0x808

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-225: EXT_ERR0PFGCTL bit assignments




Table B-491: ERR0PFGCTL bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[31]	CDNEN	<p>Countdown Enable. Controls transfers of the value held in ext-ERR0PFGCDN to the Error Generation Counter and enables this counter.</p> <p>0b0</p> <p>The Error Generation Counter is disabled.</p> <p>0b1</p> <p>The Error Generation Counter is enabled. On a write of 1 to this field, the Error Generation Counter is set to ext-ERR0PFGCDN.CDN.</p>	0b0
[30]	R	<p>Restart. Controls whether the Error Generation Counter restarts or stops counting on reaching zero.</p> <p>0b0</p> <p>On reaching zero, the Error Generation Counter will stop counting.</p> <p>0b1</p> <p>On reaching zero, the Error Generation Counter is set to ext-ERR0PFGCDN.CDN.</p>	x
[29:13]	RES0	Reserved	RES0
[12]	MV	<p>Miscellaneous syndrome. The value written to ext-ERROSTATUS.MV when an injected error is recorded.</p> <p>0b0</p> <p>ext-ERROSTATUS.MV is set to 0 when an injected error is recorded.</p> <p>0b1</p> <p>ext-ERROSTATUS.MV is set to 1 when an injected error is recorded.</p>	x
[11]	AV	<p>Address syndrome. The value written to ext-ERROSTATUS.AV when an injected error is recorded.</p> <p>0b0</p> <p>ext-ERROSTATUS.AV is set to 0 when an injected error is recorded.</p> <p>0b1</p> <p>ext-ERROSTATUS.AV is set to 1 when an injected error is recorded.</p>	x
[10]	RES0	Reserved	RES0
[9]	ER	<p>Error Reported flag. The value written to ext-ERROSTATUS.ER when an injected error is recorded.</p> <p>0b0</p> <p>ext-ERROSTATUS.ER is set to 0 when an injected error is recorded.</p> <p>0b1</p> <p>ext-ERROSTATUS.ER is set to 1 when an injected error is recorded.</p>	x
[8:7]	RES0	Reserved	RES0
[6]	CE	<p>Corrected Error generation. Describes the types of Corrected Error that the fault generation feature of the node can generate.</p> <p>0b0</p> <p>The fault generation feature of the node cannot generate this type of error.</p> <p>0b1</p> <p>The fault generation feature of the node allows generation of a non-specific Corrected Error, that is, a Corrected Error that is recorded as AArch64-ERXSTATUS_EL1.CE == 0b10.</p> <p>All other values are reserved.</p> <p>If AArch64-ERXFR_EL1.FRX is 0b1 then AArch64-ERXFR_EL1.CE indicates whether the node supports this type of error.</p> <p>This field reads-as-zeros if the node does not support this type of error.</p>	x

Bits	Name	Description	Reset
[5]	DE	Deferred Error generation enable. Controls whether an injected Deferred error is generated by the fault injection feature of the node. 0b0 An injected Deferred error will not be generated by the fault generation feature of the node. 0b1 An injected Deferred error is generated in the fault injection state. The node enters the fault injection state when the Error Generation Counter decrements to zero. It is IMPLEMENTATION DEFINED whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.	x
[4:2]	RES0	Reserved	RES0
[1]	UC	Uncontainable Error generation enable. Controls whether an injected Uncontainable error is generated by the fault injection feature of the node. 0b0 An injected Uncontainable error will not be generated by the fault generation feature of the node. 0b1 An injected Uncontainable error is generated in the fault injection state. The node enters the fault injection state when the Error Generation Counter decrements to zero. It is IMPLEMENTATION DEFINED whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.	x
[0]	OF	Overflow flag. The value written to ext-ERR0STATUS.OF when an injected error is recorded. 0b0 ext-ERR0STATUS.OF is set to 0 when an injected error is recorded. 0b1 ext-ERR0STATUS.OF is set to 1 when an injected error is recorded.	x

Accessibility

Component	Offset	Instance	Range
RAS	0x808	ERROPFGCTL	None

This interface is accessible as follows:

RW

B.7.10 ERROPFGCDN, Error Record <n> Pseudo-fault Generation Countdown Register

Generates one of the errors enabled in the corresponding ext-ERROPFGCTL register.

Configurations

ext-ERR0FR describes the features implemented by the node.

Attributes

Width

64

Component

RAS


Register offset

0x810

Access type

RW

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-226: EXT_ERRORPFGCDN bit assignments




Table B-493: ERRORPFGCDN bit descriptions

Bits	Name	Description	Reset
[63:32]	RES0	Reserved	RES0
[31:0]	CDN	<p>Countdown value.</p> <p>This field is copied to Error Generation Counter when either:</p> <ul style="list-style-type: none">Software writes 1 to ext-ERRORPFGCTL.CDNEN.The Error Generation Counter decrements to zero and ext-ERRORPFGCTL.R is 1. <p>While ext-ERRORPFGCTL.CDNEN is 1 and the Error Generation Counter is nonzero, the counter decrements by 1 for each cycle at an IMPLEMENTATION DEFINED clock rate. When the counter reaches zero, one of the errors enabled in the ext-ERRORPFGCTL register is generated.</p> <p>Note: The current Error Generation Counter value is not visible to software.</p>	32 {x}

Accessibility

Component	Offset	Instance	Range
RAS	0x810	ERR0PFGCDN	None

This interface is accessible as follows:

RW

B.7.11 ERRGSR, Error Group Status Register

Shows the status for the records in the group.

Configurations

ERRGSR is implemented only as part of a memory-mapped group of error records.

This manual describes a group of error records accessed via a standard 4KB memory-mapped peripheral. For a 4KB peripheral, up to 24 error records can be accessed if the Common Fault Injection Model is implemented, and up to 56 otherwise.

Attributes

Width

64

Component

RAS

Register offset

0xE00

Access type

RO

Reset value

xxxx	xxxx	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	000x
63	59	55	51	47	43	39	35	31	27	23	19	15	11	7	0



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-227: EXT_ERRGSR bit assignments




Table B-495: ERRGSR bit descriptions

Bits	Name	Description	Reset
[63:56]	RES0	Reserved	RES0
[55:1]	RAZ	Reserved	RAZ
[0]	S0	<p>The status for error record 0. A read-only copy of ERROSTATUS.V.</p> <p>0b0</p> <p>No error.</p> <p>0b1</p> <p>One or more errors.</p> <p>If the Common Fault Injection Model is implemented then up-to 24 records can be implemented meaning bits [55:24] are RES0.</p>	x

Accessibility

Component	Offset	Instance	Range
RAS	0xE00	ERRGSR	None

This interface is accessible as follows:

RO

B.7.12 ERRIIDR, Implementation Identification Register

Defines the implementer of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

RAS

Register offset
0xE10

Access type
RO

Reset value
1101 1000 1011 0001 0010 0100 0011 1011

Bit descriptions

Figure B-228: EXT_ERRIIDR bit assignments




Table B-497: ERRIIDR bit descriptions

Bits	Name	Description	Reset
[31:20]	ProductID	Part number, bits [11:0]. The part number is selected by the designer of the component. 0b110110001011 C1-Pro If ext-ERRPIDR0 and ext-ERRPIDR1 are implemented, ext-ERRPIDR0.PART_0 matches bits [7:0] of ERRIIDR.ProductID and ext-ERRPIDR1.PART_1 matches bits [11:8] of ERRIIDR.ProductID.	0xD8B
[19:16]	Variant	Component major revision. This field distinguishes product variants or major revisions of the product. 0b0001 r1p2 If ext-ERRPIDR2 is implemented, ext-ERRPIDR2.REVISION matches ERRIIDR.Variant.	0b0001
[15:12]	Revision	Component minor revision. This field distinguishes minor revisions of the product. 0b0010 r1p2 If ext-ERRPIDR3 is implemented, ext-ERRPIDR3.REVAND matches ERRIIDR.Revision.	0b0010

Bits	Name	Description	Reset
[11:0]	Implementer	<p>Contains the JEP106 code of the company that implemented the RAS component. For an Arm implementation, this field has the value 0x43B.</p> <p>0b010000111011 Arm Limited</p> <p>Bits [11:8] contain the JEP106 continuation code of the implementer, bit [7] is RES0 and bits [6:0] contain the JEP106 identity code of the implementer.</p> <p>If ext-ERRPIDR4 is implemented, ext-ERRPIDR2 is implemented, and ext-ERRPIDR1 is implemented, ext-ERRPIDR4.DES_2 matches bits [11:8] of ERRIIDR.Implementer, ext-ERRPIDR2.DES_1 matches bits [6:4] of ERRIIDR.Implementer, and ext-ERRPIDR1.DES_0 matches bits [3:0] of ERRIIDR.Implementer.</p>	0x43B

Accessibility

Component	Offset	Range
RAS	0xE10	None

This interface is accessible as follows:

RO

B.7.13 ERRDEVAFF, Device Affinity Register

For a group of error records that has affinity with a single PE or a group of PEs, ERRDEVAFF is a copy of AArch64-MPIDR_EL1 or part of AArch64-MPIDR_EL1:

- If the group of error records has affinity with a single PE, the affinity level is 0, then ERRDEVAFF reads the same value as AArch64-MPIDR_EL1, and ERRDEVAFF.FOV reads-as-one to indicate affinity level 0.
- If the group of error records has affinity with a group of PEs, the affinity level is 1, 2, or 3, then parts of ERRDEVAFF reads the same value as parts of AArch64-MPIDR_EL1, and the rest of ERRDEVAFF indicates the level.

For example, if the group of PEs is a subset of the PEs at affinity level 1 then all of the following are true:

- All the PEs in the group have the same values in AArch64-MPIDR_EL1.{Aff3,Aff2}, and these values are equal to ERRDEVAFF.{Aff3,Aff2}.
- ERRDEVAFF.Aff1 is nonzero and not 0x80, and ERRDEVAFF.{Aff0,FOV} read-as-zero, to indicate at least affinity level 1. The subset of PEs at level 1 that the group of error records has affinity with is indicated by the least-significant set bit in ERRDEVAFF.Aff1. In this example, if ERRDEVAFF.Aff1[2:0] is 0b100, then the group of error records has affinity with the up-to 8 PEs that have AArch64-MPIDR_EL1.Aff1[7:3] == ERRDEVAFF.Aff1[7:3].

Depending on the **IMPLEMENTATION DEFINED** nature of the system, it might be possible that ERRDEVAFF is read before system firmware has configured the group of error records or the PE or group of PEs that the group of error records has affinity with. When this is the case, ERRDEVAFF reads as zero.

If RAS System Architecture v1.1 is not implemented then ERRDEVAFF can only describe a group of error records that is affine with a single PE or all the PEs at an affinity level.

Configurations

ERRDEVAFF is implemented only as part of a memory-mapped group of error records.

Attributes

Width

64

Component

RAS


Register offset

0xFA8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-229: EXT_ERRDEVAFF bit assignments




Table B-499: ERRDEVAFF bit descriptions

Bits	Name	Description	Reset
[63:40]	RES0	Reserved	RES0
[39:32]	Aff3	PE affinity level 3. The AArch64-MPIDR_EL1.Aff3 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}
[31]	FOV	Indicates that the ERRDEVAFF.Aff0 field is valid. 0b1 ERRDEVAFF.Aff0 is valid, and the PE affinity is at level 0.	0b1

Bits	Name	Description	Reset
[30]	U	Uniprocessor. The AArch64-MPIDR_EL1.U field, viewed from the highest Exception level of the associated PE.	x
[29:25]	RES0	Reserved	RES0
[24]	MT	Multithreaded. The AArch64-MPIDR_EL1.MT field, viewed from the highest Exception level of the associated PE.	x
[23:16]	Aff2	PE affinity level 2. The AArch64-MPIDR_EL1.Aff2 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}
[15:8]	Aff1	PE affinity level 1. The AArch64-MPIDR_EL1.Aff1 field, viewed from the highest Exception level of the associated PE or PEs.	8 {x}
[7:0]	Aff0	PE affinity level 0. The AArch64-MPIDR_EL1.Aff0 field, viewed from the highest Exception level of the associated PE.	8 {x}

Accessibility

Component	Offset	Instance	Range
RAS	0xFA8	ERRDEVAFF	None

This interface is accessible as follows:

RO

B.7.14 ERRDEVARCH, Device Architecture Register

Provides discovery information for the component.

Configurations

ERRDEVARCH is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS

Register offset

0xFBC

Access type

RO

Reset value

0100 0111 0111 0001 0000 1010 0000 0000

Bit descriptions

Figure B-230: EXT_ERRDEVARCH bit assignments




Table B-501: ERRDEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Architect. Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code. 0b01000111011 JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.	0b01000111011
[20]	PRESENT	DEVARCH present. Defines that ERRDEVARCH register is present. Defined values are: 0b1 Device Architecture information present. This field reads as 1.	0b1
[19:16]	REVISION	Revision. Defines the architecture revision of the component. Defined values are: 0b0001 RAS System Architecture, error record group v1.1. As 0b0000 and also: <ul style="list-style-type: none"> Simplifies ext-ERR<n>STATUS. Adds support for additional ERR<n>MISC<m> registers. Adds support for the optional RAS Timestamp Extension. Adds support for the optional Common Fault Injection Model Extension. All other values are reserved.	0b0001
[15:12]	ARCHVER	Architecture Version. Defines the architecture version of the component. Defined values are: 0b0000 RAS System Architecture, error record group v1. All other values are reserved. ERRDEVARCH.ARCHVER and ERRDEVARCH.ARCHPART are also defined as a single field, ERRDEVARCH.ARCHID, so that ERRDEVARCH.ARCHVER is ERRDEVARCH.ARCHID[15:12].	0b0000
[11:0]	ARCHPART	Architecture Part. Defines the architecture of the component. Defined values are: 0b101000000000 RAS System Architecture, error record group. ERRDEVARCH.ARCHVER and ERRDEVARCH.ARCHPART are also defined as a single field, ERRDEVARCH.ARCHID, so that ERRDEVARCH.ARCHPART is ERRDEVARCH.ARCHID[11:0].	0xA00

Accessibility

Component	Offset	Instance	Range
RAS	0xFBC	ERRDEVARCH	None

This interface is accessible as follows:

RO

B.7.15 ERRDEVID, Device Configuration Register

Provides discovery information for the component.

Configurations

ERRDEVID is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS

Register offset

0xFC8

Access type

RO

Reset value

xxxx	xxxx	xx0x	0000	0000	0000	0000	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-231: EXT_ERRDEVID bit assignments




Table B-503: ERRDEVID bit descriptions

Bits	Name	Description	Reset
[31:22]	RES0	Reserved	RES0
[21]	RAZ	Reserved	RAZ
[20]	RES0	Reserved	RES0
[19:16]	RAZ	Reserved	RAZ
[15:0]	NUM	Highest numbered index of the error records in this group, plus one. Each implemented record is owned by a node. A node might own multiple records. 0b000000000000000001 One record present This manual describes a group of error records accessed via a standard 4KB memory-mapped peripheral. For a 4KB peripheral, up to 24 error records can be accessed if the Common Fault Injection Model is implemented, and up to 56 otherwise.	0x0001

Accessibility

Component	Offset	Instance	Range
RAS	0xFC8	ERRDEVID	None

This interface is accessible as follows:

RO

B.7.16 ERRPIDR4, Peripheral Identification Register 4

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR4 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS


Register offset

0xFD0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-232: EXT_ERRPIDR4 bit assignments



Table B-505: ERRPIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	<p>Size of the component.</p> <p>The distance from the start of the address space used by this component to the end of the component identification registers.</p> <p>A value of 0b0000 means one of the following is true:</p> <ul style="list-style-type: none">The component uses a single 4KB block.The component uses an IMPLEMENTATION DEFINED number of 4KB blocks. <p>Any other value means the component occupies $2^{\text{ERRPIDR4.SIZE}}$ 4KB blocks.</p> <p>0b0000</p> <p>The component uses a single 4KB block</p> <p>Using this field to indicate the size of the component is deprecated. This field might not correctly indicate the size of the component. Arm recommends that software determine the size of the component from the Unique Component Identifier fields, and other IMPLEMENTATION DEFINED registers in the component.</p>	0b0000
[3:0]	DES_2	<p>Designer, JEP106 continuation code. This is the JEDEC-assigned JEP106 bank identifier for the designer of the component, minus 1. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.</p> <p>0b0100</p> <p>Arm Limited</p> <p>Note:</p> <p>For a component designed by Arm Limited, the JEP106 bank is 5, meaning this field has the value 0x4.</p>	0b0100

Accessibility

Component	Offset	Instance	Range
RAS	0xFD0	ERRPIDR4	None

This interface is accessible as follows:

RO

B.7.17 ERRPIDR0, Peripheral Identification Register 0

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR0 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS

Register offset

0xFE0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1000	1011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-233: EXT_ERRPIDR0 bit assignments




Table B-507: ERRPIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	<p>Part number, bits [7:0].</p> <p>The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:</p> <ul style="list-style-type: none">If a 12-bit part number is used, then it is stored in ext-ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 8 bits, ext-ERRPIDR2.REVISION and ext-ERRPIDR3.REVAND, available to define the revision of the component.If a 16-bit part number is used, then it is stored in ext-ERRPIDR2.PART_2, ext-ERRPIDR1.PART_1 and ERRPIDR0.PART_0. There are 4 bits, ext-ERRPIDR3.REVISION, available to define the revision of the component. <p>0b10001011</p> <p>C1-Pro</p>	0x8B

Accessibility

Component	Offset	Instance	Range
RAS	0xFE0	ERRPIDR0	None

This interface is accessible as follows:

RO

B.7.18 ERRPIDR1, Peripheral Identification Register 1

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS


Register offset

0xFE4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-234: EXT_ERRPIDR1 bit assignments




Table B-509: ERRPIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, JEP106 identification code, bits [3:0]. ERRPIDR1.DES_0 and ext-ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b1011 Arm Limited Note: For a component designed by Arm Limited, the JEP106 identification code is 0x3B.	0b1011

Bits	Name	Description	Reset
[3:0]	PART_1	<div>Part number, bits [11:8].</div> <div>The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:</div> <div><ul style="list-style-type: none">If a 12-bit part number is used, then it is stored in ERRPIDR1.PART_1 and ext-ERRPIDR0.PART_0. There are 8 bits, ext-ERRPIDR2.REVISION and ext-ERRPIDR3.REVAND, available to define the revision of the component.If a 16-bit part number is used, then it is stored in ext-ERRPIDR2.PART_2, ERRPIDR1.PART_1 and ext-ERRPIDR0.PART_0. There are 4 bits, ext-ERRPIDR3.REVISION, available to define the revision of the component.</div> <div>0b1101</div> <div>C1-Pro</div>	0b1101

Accessibility

Component	Offset	Instance	Range
RAS	0xFE4	ERRPIDR1	None

This interface is accessible as follows:

RO

B.7.19 ERRPIDR2, Peripheral Identification Register 2

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR2 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS

Register offset

0xFE8


Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	1011

312723191511730



Note

Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-235: EXT_ERRPIDR2 bit assignments




Table B-511: ERRPIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Component major revision. ERRPIDR2.REVISION and ext-ERRPIDR3.REVAND together form the revision number of the component, with ERRPIDR2.REVISION being the most significant part and ext-ERRPIDR3.REVAND the least significant part. When a component is changed, ERRPIDR2.REVISION or ext-ERRPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ext-ERRPIDR3.REVAND should be set to 0b0000 when ERRPIDR2.REVISION is increased. 0b0001 r1p2	0b0001
[3]	JEDEC	JEDEC-assigned JEP106 implementer code is used. 0b1	0b1
[2:0]	DES_1	Designer, JEP106 identification code, bits [6:4]. ext-ERRPIDR1.DES_0 and ERRPIDR2.DES_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org . 0b011 Arm Limited Note: For a component designed by Arm Limited, the JEP106 identification code is 0x3B.	0b011

Accessibility

Component	Offset	Instance	Range
RAS	0xFE8	ERRPIDR2	None

This interface is accessible as follows:

RO

B.7.20 ERRPIDR3, Peripheral Identification Register 3

Provides discovery information about the component.

For more information, see *About the Peripheral identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRPIDR3 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS


Register offset

0xFEC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-236: EXT_ERRPIDR3 bit assignments



Table B-513: ERRPIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	REVAND	<p>Component minor revision. ext-ERRPIDR2.REVISION and ERRPIDR3.REVAND together form the revision number of the component, with ext-ERRPIDR2.REVISION being the most significant part and ERRPIDR3.REVAND the least significant part. When a component is changed, ext-ERRPIDR2.REVISION or ERRPIDR3.REVAND are increased to ensure that software can differentiate the different revisions of the component. ERRPIDR3.REVAND should be set to 0b0000 when ext-ERRPIDR2.REVISION is increased.</p> <p>0b0010</p> <p>r1p2</p>	0b0010
[3:0]	CMOD	<p>Customer Modified.</p> <p>Indicates the component has been modified.</p> <p>A value of 0b0000 means the component is not modified from the original design.</p> <p>Any other value means the component has been modified in an IMPLEMENTATION DEFINED way.</p> <p>0b0000</p> <p>For any two components with the same Unique Component Identifier:</p> <ul style="list-style-type: none"> • If ERRPIDR3.CMOD is zero in both components, then the components are identical. • If ERRPIDR3.CMOD has the same nonzero value in both components, then this does not necessarily mean that they have the same modifications. • If ERRPIDR3.CMOD is nonzero in either component, the two components might not be identical despite having the same Unique Component Identifier. 	0b0000

Accessibility

Component	Offset	Instance	Range
RAS	0xFEC	ERRPIDR3	None

This interface is accessible as follows:

RO

B.7.21 ERRCIDR0, Component Identification Register 0

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR0 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS


Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-237: EXT_ERRCIDR0 bit assignments



Table B-515: ERRCIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	Component identification preamble, segment 0. 0b00001101	0x0D

Accessibility

Component	Offset	Instance	Range
RAS	0xFF0	ERRCIDR0	None

This interface is accessible as follows:

RO

B.7.22 ERRCIDR1, Component Identification Register 1

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS


Register offset

0xFF4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-238: EXT_ERRCIDR1 bit assignments




Table B-517: ERRCIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0

Bits	Name	Description	Reset
[7:4]	CLASS	Component class. 0b1111 Generic peripheral with IMPLEMENTATION DEFINED register layout. Other values are defined by the CoreSight Architecture. This field reads as 0xF.	0b1111
[3:0]	PRMBL_1	Component identification preamble, segment 1. 0b0000	0b0000

Accessibility

Component	Offset	Instance	Range
RAS	0xFF4	ERRCIDR1	None

This interface is accessible as follows:

RO

B.7.23 ERRCIDR2, Component Identification Register 2

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR2 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS

Register offset

0xFF8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0101
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-239: EXT_ERRCIDR2 bit assignments




Table B-519: ERRCIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	Component identification preamble, segment 2. 0b000000101	0x05

Accessibility

Component	Offset	Instance	Range
RAS	0xFF8	ERRCIDR2	None

This interface is accessible as follows:

RO

B.7.24 ERRCIDR3, Component Identification Register 3

Provides discovery information about the component.

For more information, see *About the Component Identification scheme* in the [Arm® Architecture Reference Manual for A-profile architecture](#).

Configurations

ERRCIDR3 is implemented only as part of a memory-mapped group of error records.

Attributes

Width

32

Component

RAS

Register offset

0xFFC

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-240: EXT_ERRCIDR3 bit assignments




Table B-521: ERRCIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	Component identification preamble, segment 3. 0b10110001	0xB1

Accessibility

Component	Offset	Instance	Range
RAS	0xFFC	ERRCIDR3	None

This interface is accessible as follows:

RO

B.8 External ROM table registers summary

The following summary table provides an overview of all memory-mapped ROM table registers in the core.

For more information on registers listed in the table, click on the link associated with the register name.

If a register does not have a link in the summary table, you can find more information about this Architecturally defined register in the [Arm® Architecture Reference Manual for A-profile architecture](#).

For registers without a listed reset value, refer to the individual field resets documented on the register description pages or to the [Arm® Architecture Reference Manual for A-profile architecture](#).

Table B-523: ROM table registers summary

Offset	Name	Reset	Width	Description
0x0	ROMENTRY0	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x4	ROMENTRY1	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0x8	ROMENTRY2	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xC	ROMENTRY3	See individual bit resets.	32-bit	Class 0x9 ROM Table Entries
0xFB8	AUTHSTATUS	See individual bit resets.	32-bit	Authentication Status Register
0xFBC	DEVARCH	See individual bit resets.	32-bit	Device Architecture Register
0xFC8	DEVID	See individual bit resets.	32-bit	Device Configuration Register
0xFD0	PIDR4	See individual bit resets.	32-bit	Peripheral Identification Register 4
0xFE0	PIDR0	See individual bit resets.	32-bit	Peripheral Identification Register 0
0xFE4	PIDR1	See individual bit resets.	32-bit	Peripheral Identification Register 1
0xFE8	PIDR2	See individual bit resets.	32-bit	Peripheral Identification Register 2
0xFEC	PIDR3	See individual bit resets.	32-bit	Peripheral Identification Register 3
0xFF0	CIDR0	See individual bit resets.	32-bit	Component Identification Register 0
0xFF4	CIDR1	See individual bit resets.	32-bit	Component Identification Register 1
0xFF8	CIDR2	See individual bit resets.	32-bit	Component Identification Register 2
0xFFC	CIDR3	See individual bit resets.	32-bit	Component Identification Register 3

B.8.1 ROMENTRY0, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY0, provides the address offset of the address space of one CoreSight component, component 0, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ext-ROMENTRY0 has the offset $0x000 + 0 \times 4$, where $0 \leq 0 \leq 511$.
- If the number of components, 0, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to $(0-1) \times 4$.
 - The ext-ROMENTRY0 at offset 0×4 , which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC,

its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY0 are 512 32-bit registers.

If ext-DEVID.FORMAT has the value 0x1, ext-ROMENTRY0 are 256 64-bit registers.

Attributes

Width	32
Component	ROM table
Register offset	0x0
Access type	
Read	R
Write	RESERVED

Reset value

0000	0000	0000	0001	0000	xxxx	xxxx	x011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-241: EXT_ROMENTRY0 bit assignments




Table B-524: ROMENTRY0 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> $\text{Component Address} = \text{ROM Table Base Address} + (\text{OFFSET} \ll 12).$ <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0b00000000000000000000000000000000 Core Debug</p>	0x00010
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b11 The ROM Entry is present.</p>	0b11

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x0	None

This interface is accessible as follows:

RO

B.8.2 ROMENTRY1, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY1, provides the address offset of the address space of one CoreSight component, component 1, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ext-ROMENTRY1 has the offset $0x000 + 1 \times 4$, where $0 \leq 1 \leq 511$.
- If the number of components, 1, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to $(1-1) \times 4$.

- The ext-ROMENTRY1 at offset 1×4, which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY1 are 512 32-bit registers.

If ext-DEVID.FORMAT has the value 0x1, ext-ROMENTRY1 are 256 64-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x4

Access type

Read

R

Write

RESERVED

Reset value

0000	0000	0000	0010	0000	xxxx	xxxx	x011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-242: EXT_ROMENTRY1 bit assignments




Table B-526: ROMENTRY1 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> <p>Component Address = ROM Table Base Address + (OFFSET << 12).</p> <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0b000000000000000100000</p> <p>Core PMU</p>	0x00020
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0</p> <p>A power domain ID is not provided.</p>	0b0
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b11</p> <p>The ROM Entry is present.</p>	0b11

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x4	None

This interface is accessible as follows:

RO

B.8.3 ROMENTRY2, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY2, provides the address offset of the address space of one CoreSight component, component 2, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ext-ROMENTRY2 has the offset $0x000 + 2 \times 4$, where $0 \leq 2 \leq 511$.
- If the number of components, 2, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to $(2-1) \times 4$.
 - The ext-ROMENTRY2 at offset 2×4 , which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY2 are 512 32-bit registers.

If ext-DEVID.FORMAT has the value 0x1, ext-ROMENTRY2 are 256 64-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0x8

Access type

Read

R

Write

RESERVED

Reset value

0000	0000	0000	0011	0000	xxxx	xxxx	x011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-243: EXT_ROMENTRY2 bit assignments




Table B-528: ROMENTRY2 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET << 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement. 0b000000000000000110000 Core trace unit	0x00030
[11:3]	RES0	Reserved	RES0
[2]	POWERIDVALID	Indicates if the Power domain ID field contains a Power domain ID. 0b0 A power domain ID is not provided.	0b0
[1:0]	PRESENT	Indicates whether an entry is present at this location in the ROM Table. 0b11 The ROM Entry is present.	0b11

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0x8	None

This interface is accessible as follows:

RO

B.8.4 ROMENTRY3, Class 0x9 ROM Table Entries

A Class 0x9 ROM Table contains up to 512 ROM Table entries. Each entry that is present, ext-ROMENTRY3, provides the address offset of the address space of one CoreSight component, component 3, along with information about its power domain.

The series of ROM Table entries starts at the base address of the Class 0x9 ROM Table:

- The first entry, entry 0, has offset 0x000.
- ext-ROMENTRY3 has the offset $0x000 + 3 \times 4$, where $0 \leq 3 \leq 511$.
- If the number of components, 3, is lower than the maximum supported number, 512, the offsets of the ROM Table entries are in the following range:
 - ROM Table entries representing components have offsets from 0x000 to $(3-1) \times 4$.
 - The ext-ROMENTRY3 at offset 3×4 , which has a PRESENT field with the value 0b00, indicates the end of the ROM Table.
- If the number of components is equal to the maximum supported number, the ROM Table entries have offsets from 0x000 to 0x7FC. If a ROM Table entry is present at offset 0x7FC, its PRESENT field must have a value of either 0b00 or 0b11, and it must be interpreted as the final entry of the ROM Table, even if its PRESENT field has the value 0b11.

A component that requires differentiation between external and internal accesses may provide two views, one for internal and one for external accesses. For these components, Arm strongly recommends that ROM Tables provide a pointer only to the external view.

Configurations

If ext-DEVID.FORMAT has the value 0x0, ext-ROMENTRY3 are 512 32-bit registers.

If ext-DEVID.FORMAT has the value 0x1, ext-ROMENTRY3 are 256 64-bit registers.

Attributes

Width

32

Component

ROM table

Register offset

0xC


Access type

Read

R

Write
RESERVED

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-244: EXT_ROMENTRY3 bit assignments




Table B-530: ROMENTRY3 bit descriptions

Bits	Name	Description	Reset
[31:12]	OFFSET	<p>The component address, relative to the base address of this ROM Table. The component address is calculated using the following equation:</p> <p>Component Address = ROM Table Base Address + (OFFSET << 12).</p> <p>If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component.</p> <p>Negative values of OFFSET are permitted, using two's complement.</p> <p>0b00000000000000000000 ROM Entry is not present.</p> <p>0b000000000000000001000000 Core ELA</p>	20 { x }
[11:9]	RES0	Reserved	RES0
[8:4]	POWERID	The power domain ID of the component. This field supports up to 32 power domains using values 0x00 to 0x1F.	0b00000
[3]	RES0	Reserved	RES0
[2]	POWERIDVALID	<p>Indicates if the Power domain ID field contains a Power domain ID.</p> <p>0b0 A power domain ID is not provided.</p>	0b0

Bits	Name	Description	Reset
[1:0]	PRESENT	<p>Indicates whether an entry is present at this location in the ROM Table.</p> <p>0b00</p> <p>The ROM entry is not present, and this ext-ROMENTRY3 is the final entry in the ROM Table. If PRESENT has this value, all other fields in this ext-ROMENTRY3 must be zero.</p> <p>0b11</p> <p>The ROM Entry is present.</p>	The reset values can be the following: 0b00, 0b11, respective to the value.

Accessibility

A ROM Table does not have to use power domain IDs. If none of the ROM Table entries provides a power domain ID, all the components that pointed to by the ROM Table are in the same power domain as the ROM Table.

Component	Offset	Range
ROM table	0xC	None

This interface is accessible as follows:

RO

B.8.5 DEVARCH, Device Architecture Register

Identifies the architect and architecture of a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFBC

Access type

RO

Reset value

0100 0111 0111 0000 0000 1010 1111 0111

Bit descriptions

Figure B-245: EXT_DEVARCH bit assignments




Table B-532: DEVARCH bit descriptions

Bits	Name	Description	Reset
[31:21]	ARCHITECT	Architect. 0b01000111011 JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.	0b01000111011
[20]	PRESENT	Present. 0b1 DEVARCH information present.	0b1
[19:16]	REVISION	Revision. 0b0000 Revision 0.	0b0000
[15:0]	ARCHID	Architecture ID. 0b000010101110111 ROM Table v0. The debug tool must inspect ext-DEVTYPE and ext-DEVID to determine further information about the ROM Table.	0x0AF7

Accessibility

Component	Offset	Range
ROM table	0xFBC	None

This interface is accessible as follows:

RO

B.8.6 DEVID, Device Configuration Register

Indicates the capabilities of the component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFC8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-246: EXT_DEVID bit assignments




Table B-534: DEVID bit descriptions

Bits	Name	Description	Reset
[31:6]	RES0	Reserved	RES0
[5]	PRR	Power Request functionality included. 0b0 Power Request functionality not included. If any ROM Table entries contain power domain IDs, a GPR must be present, and pointed to by the ROM Table. The GPR provides functionality to control the power domains. ext-PRIDR0 is not implemented.	0b0
[4]	SYSMEM	System memory present. Indicates whether system memory is present on the bus that connects to the ROM Table. 0b0 System memory is not present on the bus. This value indicates that the bus is a dedicated debug bus. The ROM Table indicates all the valid addresses in the memory system that the ADI is connected to, and the result of accessing any other address is UNPREDICTABLE.	0b0

Bits	Name	Description	Reset
[3:0]	FORMAT	ROM format. 0b0000 32-bit format 0.	0b0000

Accessibility

Component	Offset	Range
ROM table	0xFC8	None

This interface is accessible as follows:

RO

B.8.7 PIDR4, Peripheral Identification Register 4

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFD0

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0000	0100
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-247: EXT_PIDR4 bit assignments




Table B-536: PIDR4 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	SIZE	Size of the component. RAZ . Log ₂ of the number of 4KB pages from the start of the component to the end of the component ID registers. 0b0000 A ROM Table occupies a single 4KB block of memory.	0b0000
[3:0]	DES_2	Designer, JEP106 continuation code, least significant nibble. For Arm Limited, this field is 0b0100. 0b0100 Arm Limited	0b0100

Accessibility

Component	Offset	Range
ROM table	0xFD0	None

This interface is accessible as follows:

RO

B.8.8 PIDR0, Peripheral Identification Register 0

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFE0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-248: EXT_PIDR0 bit assignments



Table B-538: PIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PART_0	Part number, least significant byte. 0b10001011 C1-Pro	0x8B

Accessibility

Component	Offset	Range
ROM table	0xFE0	None

This interface is accessible as follows:

RO

B.8.9 PIDR1, Peripheral Identification Register 1

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFE4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-249: EXT_PIDR1 bit assignments




Table B-540: PIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	DES_0	Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011. 0b1011 Arm Limited	0b1011
[3:0]	PART_1	Part number, most significant nibble. 0b1101 C1-Pro	0b1101

Accessibility

Component	Offset	Range
ROM table	0xFE4	None

This interface is accessible as follows:

RO

B.8.10 PIDR2, Peripheral Identification Register 2

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFE8

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0001	x011
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-250: EXT_PIDR2 bit assignments




Table B-542: PIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVISION	Part major revision. Parts can also use this field to extend Part number to 16-bits. 0b0001 r1p2	0b0001
[3]	JEDEC	RAO. Indicates a JEP106 identity code is used.	x

Bits	Name	Description	Reset
[2:0]	DES_1	Designer, most significant bits of JEP106 ID code. For Arm Limited, this field is 0b011. 0b011 Arm Limited	0b011

Accessibility

Component	Offset	Range
ROM table	0xFE8	None

This interface is accessible as follows:

RO

B.8.11 PIDR3, Peripheral Identification Register 3

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFEC

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	0010	0000
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-251: EXT_PIDR3 bit assignments




Table B-544: PIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	REVAND	Part minor revision. Parts using ext-PIDR2.REVISION as an extension to the Part number must use this field as a major revision number. 0b0010 r1p2	0b0010
[3:0]	CMOD	Customer modified. Indicates someone other than the Designer has modified the component. 0b0000	0b0000

Accessibility

Component	Offset	Range
ROM table	0xFEC	None

This interface is accessible as follows:

RO

B.8.12 CIDR0, Component Identification Register 0

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFF0

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-252: EXT_CIDR0 bit assignments



Table B-546: CIDR0 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_0	CoreSight component identification preamble. 0b00001101 CoreSight component identification preamble.	0x0D

Accessibility

Component	Offset	Instance	Range
ROM table	0xFF0	CIDR0	None

This interface is accessible as follows:

RO

B.8.13 CIDR1, Component Identification Register 1

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFF4

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-253: EXT_CIDR1 bit assignments



Table B-548: CIDR1 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:4]	CLASS	CoreSight component class. 0b1001 CoreSight component.	0b1001
[3:0]	PRMBL_1	CoreSight component identification preamble. 0b0000 CoreSight component identification preamble.	0b0000

Accessibility

Component	Offset	Range
ROM table	0xFF4	None

This interface is accessible as follows:

RO

B.8.14 CIDR2, Component Identification Register 2

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table


Register offset

0xFF8

Access type

RO

Reset value



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-254: EXT_CIDR2 bit assignments




Table B-550: CIDR2 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_2	CoreSight component identification preamble. 0b00000101 CoreSight component identification preamble.	0x05

Accessibility

Component	Offset	Range
ROM table	0xFF8	None

This interface is accessible as follows:

RO

B.8.15 CIDR3, Component Identification Register 3

Provide information to identify a CoreSight component.

Configurations

This register is available in all configurations.

Attributes

Width

32

Component

ROM table

Register offset

0xFFC

Access type

RO

Reset value

xxxx	xxxx	xxxx	xxxx	xxxx	xxxx	1011	0001
31	27	23	19	15	11	7	3 0



Where the reset reads xxxx, see individual bits.

Bit descriptions

Figure B-255: EXT_CIDR3 bit assignments




Table B-552: CIDR3 bit descriptions

Bits	Name	Description	Reset
[31:8]	RES0	Reserved	RES0
[7:0]	PRMBL_3	CoreSight component identification preamble. 0b10110001 CoreSight component identification preamble.	0xB1

Accessibility

Component	Offset	Range
ROM table	0xFFC	None

This interface is accessible as follows:

RO

Proprietary Notice

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant

export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arm’s customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm’s trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

Product and document information

Read the information in these sections to understand the release status of the product and documentation, and the conventions used in the Arm documents.

Product status

All products and Services provided by Arm require deliverables to be prepared and made available at different levels of completeness. The information in this document indicates the appropriate level of completeness for the associated deliverables.

Product completeness status

The information in this document is Final, that is for a developed product.

Product revision status

This product is r1p2, which indicates the revision status of the product described in this manual, where:

- r (value)**Identifies the major revision of the product, for example, r1.
- p (value)**Identifies the minor revision or modification status of the product, for example, p2.

Revision history

These sections can help you understand how the document has changed over time.

Document release information

The Document history table gives the issue number and the released date for each released issue of this document.

Document history

Issue	Date	Confidentiality	Change
0102-06	10 September 2025	Non-Confidential	Second early access release for r1p2
0102-05	30 April 2025	Confidential	First early access release for r1p2
0101-04	30 August 2024	Confidential	First early access release for r1p1
0100-03	31 July 2024	Confidential	First early access release for r1p0
0000-02	23 February 2024	Confidential	First limited access release for r0p0

Issue	Date	Confidentiality	Change
0000-01	30 November 2023	Confidential	First beta release for r0p0

The Change history tables describe the technical changes between released issues of this document in reverse order. Issue numbers match the revision history in [Document release information](#) on page 1225.

Table 2: Issue 0000-01

Change	Location
First Confidential beta release for r0p0	-

Table 3: Differences between issue 0000-01 and issue 0000-02

Change	Location
First Confidential limited access release for r0p0	-
Editorial changes	Throughout document
Cortex removed from CME naming convention	Throughout document
New formatting of information into alphabetized tables and description updates to align with Developer	1.4 Supported standards, specifications, and features on page 24
Removed Effects of resets on debug registers topic that referenced COMPLEXRESET_N/COMPLEXPOR_RESET_N as they have been removed from the top-level interface.	-
Removed CTI register identification values topic as this will now be documented by the DSU.	-
18. Performance Monitors Extension support now lists Common and Implementation-defined performance monitoring unit events.	17.1 Common performance monitoring unit events on page 119 17.2 Implementation-defined performance monitoring unit events on page 142

Table 4: Differences between issue 0000-02 and issue 0100-03

Change	Location
First Confidential early access release for r1p0	-
Editorial changes	Throughout document
Added v9.4-A and v9.5-A feature tables with the addition of FEAT_SPE_SME support	1.4 Supported standards, specifications, and features on page 24
Updated Virtual Address (VA) conditions	5.3 Translation Lookaside Buffer match process on page 62
Added clarification to note about nGnRE	5.7 Memory behavior and supported memory types on page 66
Alphabetized register summary table entries	Throughout document
Updated CoreSight component Peripheral ID and Core revision	16.6 CoreSight component identification on page 113
Updated PMU events per Telemetry specification and replaced ETM with trace unit	17.1 Common performance monitoring unit events on page 119
Removed incorrect note regarding AMUSERENR_ELO	20.1 Activity monitors access on page 179
Updated register bit fields for IMP_CPUPWRCTLR_EL1.WFx_RET_CTRL	A.4.42 IMP_CPUPWRCTLR_EL1, CPU Power Control Register on page 380

Table 5: Differences between issue 0100-03 and issue 0101-04

Change	Location
First Confidential early access release for r1p1	-
Editorial changes	Throughout document
Updated Peripheral ID value for CoreSight component ID	16.6 CoreSight component identification on page 113
Updated register bit descriptions and reset values	A.6.23 MIDR_EL1, Main ID Register on page 497 A.12.1 PMBIDR_EL1, Profiling Buffer ID Register on page 643 A.15.7 TRCIDR1, ID Register 1 on page 691 A.14.1 TRBIDR_EL1, Trace Buffer ID Register on page 668 B.1.23 AMIIDR, Activity Monitors Implementation Identification Register on page 753 B.1.29 AMPIDR2, Activity Monitors Peripheral Identification Register 2 on page 760 B.1.30 AMPIDR3, Activity Monitors Peripheral Identification Register 3 on page 761 B.3.3 MIDR_EL1, Main ID Register on page 775 B.3.15 EDPIDR2, External Debug Peripheral Identification Register 2 on page 793 B.3.16 EDPIDR3, External Debug Peripheral Identification Register 3 on page 795 B.4.10 TRCIDR1, ID Register 1 on page 816 B.4.31 TRCPIDR2, Peripheral Identification Register 2 on page 849 B.4.32 TRCPIDR3, Peripheral Identification Register 3 on page 851 B.6.114 PMPIDR2, Performance Monitors Peripheral Identification Register 2 on page 1132 B.6.115 PMPIDR3, Performance Monitors Peripheral Identification Register 3 on page 1133 B.7.12 ERRIIDR, Implementation Identification Register on page 1178 B.7.19 ERRPIDR2, Peripheral Identification Register 2 on page 1190 B.7.20 ERRPIDR3, Peripheral Identification Register 3 on page 1192 B.8.10 PIDR2, Peripheral Identification Register 2 on page 1214 B.8.11 PIDR3, Peripheral Identification Register 3 on page 1216

Table 6: Differences between issue 0101-04 and issue 0102-05

Change	Location
First Confidential early access release for r1p2	-
Editorial changes	Throughout document
Added a caution note for Warm reset	4.4.6 Warm reset mode on page 55
Updated Peripheral ID value for CoreSight component ID	16.6 CoreSight component identification on page 113
Updated register bit descriptions and reset values	A.9.1 PMCEID0_ELO, Performance Monitors Common Event Identification Register 0 on page 542 A.12.3 PMSIDR_EL1, Sampling Profiling ID Register on page 650 B.1.23 AMIIDR, Activity Monitors Implementation Identification Register on page 753 B.1.30 AMPIDR3, Activity Monitors Peripheral Identification Register 3 on page 761 B.3.3 MIDR_EL1, Main ID Register on page 775 B.3.16 EDPIDR3, External Debug Peripheral Identification Register 3 on page 795 B.4.32 TRCPIDR3, Peripheral Identification Register 3 on page 851 B.6.103 PMCEID2, Performance Monitors Common Event Identification register 2 on page 1114 B.6.115 PMPIDR3, Performance Monitors Peripheral Identification Register 3 on page 1133 B.7.12 ERRIIDR, Implementation Identification Register on page 1178 B.7.20 ERRPIDR3, Peripheral Identification Register 3 on page 1192 B.8.11 PIDR3, Peripheral Identification Register 3 on page 1216

Table 7: Differences between issue 0102-05 and issue 0102-06

Change	Location
Second Confidential early access content release for r1p2	-
Editorial changes	Throughout document
Updated product name to C1-Pro	Throughout document
Added more information to the sequence and merged previous subtopic into the aborts to the powerdown sequence section.	4.6 C1-Pro core powerup and powerdown sequence on page 57

Conventions

The following subsections describe conventions used in Arm documents.

Glossary


The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Typographic conventions


Arm documentation uses typographical conventions to convey specific meaning.

Convention	Use
<i>italic</i>	Citations.
bold	Terms in descriptive lists, where appropriate.
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.
<and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example: <div>MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2></div>
SMALL CAPITALS	Terms that have specific technical meanings as defined in the <i>Arm® Glossary</i> . For example, IMPLEMENTATION DEFINED , IMPLEMENTATION SPECIFIC , UNKNOWN , and UNPREDICTABLE .




Caution

We recommend the following. If you do not follow these recommendations your system might not work.



Warning

Your system requires the following. If you do not follow these requirements your system will not work.



Danger

You are at risk of causing permanent damage to your system or your equipment, or of harming yourself.



This information is important and needs your attention.



This information might help you perform a task in an easier, better, or faster way.




This information reminds you of something important relating to the current content.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Figure 1: Key to timing diagram conventions



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

Register descriptions**Reset definitions****Replication Operator {}**

Verilog replication operators are used for reset values over 8-bits.

For example, {16{1'b0}} indicates a binary value of 16 zeros.

x

Resets that are unknown are indicated with x.

Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Arm documents are available on developer.arm.com/documentation.

Confidential documents are only available to licensees, when logged in. Each document link in the tables below provides direct access to the online version of the document.

Arm product resources	Document ID	Confidentiality
Arm® C1-DynamiQ™ Shared Unit Configuration and Integration Manual	107805	Confidential
Arm® C1-DynamiQ™ Shared Unit Technical Reference Manual	107804	Non-Confidential
Arm® C1-Pro Core (MP203) Release Note	109960	Confidential
Arm® C1-Pro Core Configuration and Integration Manual	107770	Confidential
Arm® C1-Pro Core Cryptographic Extension (MP204) Release Note	109805	Confidential
Arm® C1-Pro Core Cryptographic Extension Technical Reference Manual	107772	Non-Confidential
Arm® C1-Pro Core Telemetry Specification	109819	Non-Confidential
Arm® C1-Scalable Matrix Extension 2 Configuration and Integration Manual	107832	Confidential
Arm® C1-Scalable Matrix Extension 2 Technical Reference Manual	107831	Non-Confidential
Arm® CoreSight™ ELA-600 Embedded Logic Analyzer Technical Reference Manual	101088	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
AMBA® CHI Architecture Specification	IHI 0050	Non-Confidential
AMBA® APB Protocol Specification	IHI 0024	Non-Confidential
AMBA® ATB Protocol Specification	IHI 0032	Non-Confidential
AMBA® AXI Protocol Specification	IHI 0022	Non-Confidential
Arm® Architecture Reference Manual for A-profile architecture	DDI 0487	Non-Confidential
Arm® Memory System Resource Partitioning and Monitoring (MPAM) System Component Specification	IHI 0099	Non-Confidential
Arm® CoreSight™ Architecture Specification v3.0	IHI 0029	Non-Confidential
Arm® Generic Interrupt Controller Architecture Specification, GIC architecture version 3 and version 4	IHI 0069	Non-Confidential
Arm® Reliability, Availability, and Serviceability (RAS) System Architecture	IHI 0100	Non-Confidential